Re: eXcel expression for relating pulley size, distance between centres, v-belt length




"penfold" <david@xxxxxxxxxxxxxxxxxxxx> wrote in message
news:1147649497.765522.287390@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Get yourself an HPC catalogue; it has all the necessary formulae for
designing v-belt and toothed belt drives

find them at www.hpcgears.com

cheers,
David

Ordered one today. I hope the maths for V-belts is better than the flute
music they have on the website for timing belts...

Thats why I hoped to cadge a proven excel equation! My typing is OK but
never learned to play the flute.

Best Regards

Steve


.



Relevant Pages

  • Re: eXcel expression for relating pulley size, distance between centres, v-belt length
    ... designing v-belt and toothed belt drives ... music they have on the website for timing belts... ... Thats why I hoped to cadge a proven excel equation! ...
    (uk.rec.models.engineering)
  • Re: Profjees website - Fails to provide song analyses
    ... for Jay and what is possible for Jay is not possible to Prof. ... tions to Profjee and Profjee has put them on his website. ... Thats another TRUTH. ...
    (rec.music.indian.misc)
  • Re: *Email* I need something "easy"
    ... > Well thats the problem. ... > my nephew will just go and change the website as he lives with her and is ... reception to computer shut down, or walk the end-user progressively through ...
    (microsoft.public.windowsxp.general)
  • Re: More Food Scaremongering
    ... Barker of course made the big mistake of posting personal information ... if you assoaciate yourself with Barker then thats your ... you think you are you'd have already found my website with all the ... always banging in about almost training with the Parachute Regiment ...
    (uk.media.tv.misc)
  • Re: No clock signals found in design
    ... when i synthesized my proc_top, my timing comes back at 200Mhz, but the ... path runs through fetch and decode (its telling me thats the longest ... path)...how can i trust that knowing thats the longest delay? ... fetch to a sig in mem_wb but i couldn't get any results ...
    (comp.lang.verilog)