soi
- From: "jason" <cheanglong@xxxxxxxxx>
- Date: 15 Aug 2005 06:54:21 -0700
Hello All
Anyone know if SOI technology will become the mainstream of cmos
circuit design and fabrication in analog and rfic?
What is the roadmap for this technology?
Will it stay competitive for coming ten years or more?
Or it has already facing many obstacles....
Kindly share your idea
best regards and thanks
Jason
.
- Prev by Date: ANSYS help Urgent
- Next by Date: Why germanium has a 0.3v knee-voltage while silicon has 0.7v?
- Previous by thread: ANSYS help Urgent
- Next by thread: Re: soi
- Index(es):
