Word clock

Yup, no two or more digital bitstreams will really "sync" unless they are running off the same clock source, or are using an SRC (sampling rate converter) at their input. That is recorders like the 788T activate SRC's at their input when they receive asynchronous digital signals. With them, clock issues are less of a concern, since one input can take an AES42 digital mic at 96kHz, another a DAT machine at 44.1, and another with an analog input. That is also why the digital camera inputs we have seen have SRC's, they don't lock to external AES clock (or word).

Also, even with AES42 mics trying to gain traction, we don't see analog inputs and analog outputs going away ANY time soon.

Now, if the Red just accepted AES3...that would be better than what is going on with analog connections to those cameras now.

Jon Tatooles
Sound Devices, LLC

AC wrote:


Thats exactly my point for word clock in/out request, when running
with other digital machines we are at risk. Some machines are not
stable when running just AES syncing. Cameras AES in? Well I really
don't know how they will behave and will not know what weird chipset
they have on their digital audio board. Lets leave time-code aside
first, lets talk sampling rate and sampling accuracy. Look at Sony DMX-
P1 mixer (its still sitting in my cabinet), its a beautiful machine
with AES out, interfacing with other digital
devices...................hmmm.

Alan

.

Relevant Pages

  • Re: FPGA imple. of aes
    ... Assume you have a single AES-Round that runs with a 100MHz Clock. ... This round needs at least 10 clocks to produce an AES Cipher. ... Improve the rounds latency. ... A newer FPGA + fastest speed grade + hand placement of some LUTs might ...
    (comp.arch.fpga)
  • Re: Syncing Behringer ADAT preamp with M-Audio FW1814
    ... If you want those tracks to be in perfect synch, ... sense clocking it properly, because if its clock was in any ... started talking about latency. ... where your FW1814 analog input channels have a certain ...
    (rec.audio.pro)
  • Re: hi need help in VHDL code For Input sequence Design
    ... i am designing the code for AES system ... is over and output with clock synchronus way. ... The important information is whether feedback has been used, ...
    (comp.arch.fpga)
  • Re: Kernel PLL, microkernel and the simulator.
    ... The data actually used to update the clock can be as old as seven poll ... This is the result of the clock filter and is expected. ... particular, the sampling rate of the NTP loop, even using only every ...
    (comp.protocols.time.ntp)
  • Re: sync filter: Can you help me to set 3 parameter?
    ... 2.48KHz Sampling Rate is obtained with the most High Prescaler. ... Are you sure that the sample rate is so intimately tied to the processor clock? ... An exponential averager slowly forgets the past, like a capacitor and resistor in parallel whose inputs are current pulses. ...
    (comp.dsp)