Re: SPI on the User Port ... Mode Hang-Ups.



BruceMcF wrote:

If it was me,
and given that some form of CPLD (maybe a PEEL18CV8) is required
anyway,

If it was me, and given that some form of CPLD is required anyway, I'd forget about stuffing around with SPI on the IEC port altogether because SPI is so trivial it can be implemented in a few lines of VHDL inside the CPLD, which would then be better hanging off the cart port with port/memory-mapped registers running at whatever speed the C64 can suck/blow to the SPI controller...

Regards,

--
| Mark McDougall | "Electrical Engineers do it
| <http://members.iinet.net.au/~msmcdoug> | with less resistance!"
.



Relevant Pages

  • Re: Serial CPLD
    ... be increased by packet buffering and serialization ... SPI is really a pin-saver, and the SPI one allows multiple-bytes ... CPLD Low power candidates: ... You might be able to move the Txmit CRC into the ARM, ...
    (comp.arch.embedded)
  • Re: Serial CPLD
    ... In the mean-time, the CPLD would ... of the first portion of the packet contain ... configure the ARM SPI as slave, ... The CPLD then clocks data in/out of the SPI as it needs to ...
    (comp.arch.embedded)
  • Re: SPI on the User Port ... Mode Hang-Ups.
    ... If it was me, and given that some form of CPLD is required anyway, I'd ... forget about stuffing around with SPI on the IEC port altogether because SPI ... But I don't reckon I'd ever got that much on top of the hardware to do ...
    (comp.sys.cbm)
  • Create SPI interface for ADSP 21065L
    ... The human interface has got a lot of ... Im using low cost AD converters with an SPI interface to ... digitize the potentiometer signals. ... What I want do is to decoupelate these components from the DSP by a CPLD ...
    (sci.electronics.design)
  • Re: Embedded clocks
    ... The "host" has to take in two SPI ... running near 100 kHz and four discrete signals. ... I think it will be the smallest in a CPLD. ... You did not account for the two SPI ports that are being multiplexed. ...
    (comp.arch.fpga)