Re: IIGS Acceleration Idea



Bryan Parkoff ha escrito:
>
> I have to say -- do 1 GHz (GigaHertz) crystal osc chip exist? If so,
> you will have to redesign Apple //e or Apple IIgs motherboard. 65816 CPU
> will run at 1 GHz.

Bryan,

Is this year the a2's 30th anniversary...?
An a2@1GHz==1000x faster, would be a nice way to celebrate it !!

but...

65816@xxxxxxx where have you seen it ? The last time I checked wdc they
had 20MHz parts.?
Even if you had the most optimized better available 65816 ip core I
think there's no way to sopc either as no current fpga will eat it
@1GHz.?
And, also, you would need a 2GHz memory bus for a 1GHz cpu clock !! (do
memory dimms this fast exist yet ?) or about 10 or so cpu wait cycles
(for a 100MHz memory bus) and then, it's of little (or no) use to run a
65xx cpu at 10X the memory bus speed...
:-(

.



Relevant Pages

  • Re: Linux to support Massive Multi-Threading (or dies)!
    ... IHT isn't quite that, which is the reason it suffers ... A situation where there are 16 CPU cores on one chip is entirely ... access to a single memory bus, that means memory bandwidth will be the ...
    (comp.os.linux.misc)
  • Re: Linux to support Massive Multi-Threading (or dies)!
    ... IHT isn't quite that, which is the reason it suffers ... A situation where there are 16 CPU cores on one chip is entirely ... access to a single memory bus, that means memory bandwidth will be the ...
    (alt.os.linux)
  • Re: Extending operator + (plus) for byte/short type
    ... Jeroen Mostert wrote: ... However, it's a real pain ... Operating on 32-bit integers is vastly more efficient for a 32-bit CPU than operating on bytes. ... It does not say anything about register width, memory bus width, width ...
    (microsoft.public.dotnet.languages.csharp)
  • Re: [Alsa-devel] Re: [OT] ALSA userspace API complexity
    ... CPU cycles in there ... ... you can do quite a bit of work on data in cache while you are waiting for the next cache line to load. ... not there will be a time when it's active transfering audio data :-). ... while the memory bus is busy transfering the audio data your cpu can only ...
    (Linux-Kernel)
  • Re: Speed Test between C and Fortran 95
    ... (but it won't scale by CPU MHz rating alone). ... Finally I enabled some Pentium Pro optimizations I noticed weren't ... memory bus to deliver the next load of data. ... will be the relative speeds of the CPU and memory bus, ...
    (comp.lang.fortran)