Re: Disabling an event

Hello (almost) everybody.

With less than 20 ARM instructions, I've solved my problem.
It's a matter of setting the right bits in the IRQ status register B
at address &28 of the IOC.
I've saved some precious cycles and believe it was worth the small
effort.

What an awful hack it was (ah ah ah !).

Thanks again to the people who helped me, and all my sincere despise
goes to the others.
Regards,
Xavier.

.

Relevant Pages

  • Re: Disabling an event
    ... With less than 20 ARM instructions, ... It's a matter of setting the right bits in the IRQ status register B ...
    (comp.sys.acorn.programmer)
  • Re: Disabling an event
    ... With less than 20 ARM instructions, ... It's a matter of setting the right bits in the IRQ status register B ...
    (comp.sys.acorn.programmer)
  • Re: problems getting SMP to work with vanilla 2.4.26
    ... PCI: PCI BIOS revision 2.10 entry at 0xf0d00, ... usbcore: registered new driver usbfs ... PCI Interrupt Link enabled at IRQ 11 ...
    (Linux-Kernel)
  • Irq balancing problem?
    ... then I also disabled the user-space irq balancing daemon (in ... CPU: After generic identify, caps: bfebfbff ... PCI: PCI BIOS revision 2.10 entry at 0xfd8d5, ...
    (Linux-Kernel)
  • Re: 3C905 and ethtool
    ... Using 1 I/O APICs ... number of MP IRQ sources: ... matroxfb: ...
    (Linux-Kernel)