Implementing a Signal handler
- From: Aaren <satish.narayanan@xxxxxxxxx>
- Date: Mon, 25 Jan 2010 05:01:21 -0800 (PST)
Hi,
I am currently implementing a driver for PCI Express based Marvell
88nv8120 NAND Flash controller in vxWorks 653.
Read/Write to all registers except the "NAND Flash Interface
registers" is fine.
The NAND Flash Interface registers are internally mapped via an
embedded ARM core. Reading this register kills my current task and
resets the CoreOS.
The documentation from Marvell does not contain some required details
regd. setting of BAR registers for this particular module(Flash
Interface).
It would be of great help if anyone could throw some light on this.
I am trying to implement a signal handler in the CoreOS task so that I
would atleast get a rough idea what's going on ..
Could anybody pls. provide me pointers towards implementing a signal
handler ....
Thanks and Best Regards,
Satish Narayanan
.
- Prev by Date: www.world2015.org
- Next by Date: USB HOST STACK -CLASS DRIVER LAYER PROBLEM
- Previous by thread: www.world2015.org
- Next by thread: USB HOST STACK -CLASS DRIVER LAYER PROBLEM
- Index(es):