Re: Signal Generator using FPGA and DAC
- From: Mark McDougall <markm@xxxxxxxxx>
- Date: Thu, 03 May 2007 11:20:00 +1000
canadianJaouk wrote:
c) Also, can anyone tell me about a good link for a simple tutorial
on implementing look-up table?I did find some on the web, but they
all seemed to be complicated..either because they ARE..or because
my mind has gone all-blank right now, with the submission date
coming so near..
Why do you need a lookup table?
For example, if you have a single 128-byte sine wave stored in an array,
you simply need to clock a counter to use as the array address (index)
at your sampling rate.
You could even clock this asynchronously to the process that writes the
DAC, so your DAC is updated at the same rate regardless of your sampling
rate. The usual precautions need to be taken when shuffling data across
clock domains of course...
Regards,
--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, <http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
.
- Follow-Ups:
- Re: Signal Generator using FPGA and DAC
- From: Andy
- Re: Signal Generator using FPGA and DAC
- Prev by Date: Re: Signal Generator using FPGA and DAC
- Next by Date: Re: Doese CoreGen RAM can be simulated in ModelSim?
- Previous by thread: Re: Signal Generator using FPGA and DAC
- Next by thread: Re: Signal Generator using FPGA and DAC
- Index(es):
Relevant Pages
|
