Re: weak pull up and pull down

krithiga81@xxxxxxxxx wrote:
Hello
Can someone please respond to my posting?

Perhaps there are no newsgroup readers
who know verilog and vhdl and VITAL models.

-- Mike Treseler
.

Relevant Pages

  • Re: why not use std_logic_arith?
    ... attributes of both C and Verilog. ... I'll still pinning things on VHDL. ... -- Mike Treseler ...
    (comp.lang.vhdl)
  • Re: About inputs ports sending values up
    ... Verilog started life as essentially 2 languages: ... VHDL took a very different view. ... Drivers necessarily have direction (which might ... connected to a bottom leaf level guy, also with an input port. ...
    (comp.lang.verilog)
  • Re: From vhdl to verilog
    ... by migrating to Verilog. ... The clocked process has no variables. ... translating RTL Verilog into VHDL is trivial ... there are things you can do in synthesisable VHDL ...
    (comp.lang.verilog)
  • Re: Choice of Language for FPGA programming
    ... (snip on verilog and VHDL) ... < making some ignorant mistakes. ... We in the world would anyone want to use a language with as many side ...
    (comp.arch.fpga)
  • Re: verilog versus vhdl
    ... among other things I obviousely first have to learn one of the two ... interested in replies from people which know both languages cause ... I strongly prefer Verilog. ... VHDL is a much more complex language than Verilog. ...
    (comp.arch.fpga)