vital modeling on Path Delays
- From: krithiga81@xxxxxxxxx
- Date: 22 Jun 2006 16:14:16 -0700
Hello
I am trying to model an equivalent from Verilog to Vital and it has
if ((SPEED1 == 1'b0)&&(SPEED0 == 1'b1))
(TXDP *> DP) = (1.000, 1.000);
So in Vital I am
VitalPathDelay01Z(
OutSignal => DP,
OutSignalName => "DP",
OutTemp => DP_zd,
Paths => (
0 => ( TXDP_ipd'LAST_EVENT,
VitalExtendToFillDelay(tpd_TXDP_DP_SPEED1_EQ_0_AN_tpd_TXDP_DP
_SPEED0_EQ_1),
(To_X01(SPEED1_ipd) /= '1') ),
to the X01 function I can only use one signal. How do I feed the 2
signals to X01 the 2 signals are SPEED1_ipd /= 1 and SPEED0_ipd /= 0
Thanks
kc
.
- Follow-Ups:
- Re: vital modeling on Path Delays
- From: krithiga81
- Re: vital modeling on Path Delays
- Prev by Date: Re: Sofware vhdl
- Next by Date: Re: VHDL-200x fixed_pkg synthesis warnings
- Previous by thread: Sofware vhdl
- Next by thread: Re: vital modeling on Path Delays
- Index(es):