testbench question

I need to generate a data packets of 16-bit data that is random in
value and varies between various lengths per packet and also can be
from 8 different sources. How should I write it in VHDL? Using a
procedure, function or a bus functional model? Any good examples?

.