Large block visualization
- From: Verictor <stehuang@xxxxxxxxx>
- Date: 21 May 2007 08:55:48 -0700
Hi,
Is there a way to vision how a very large block written in Verilog is
connected? It is kind of a schematic tool but Synopsys' GUI tools
don't meet my requirement because it is very hard to trace connection
in that way. For example, it is not possible to trace a state machine
coding in this way.
I may have used a wrong approach in digging into the schematic. Anyone
has experience in understanding a barely documented design?
Thanks
.
- Follow-Ups:
- Re: Large block visualization
- From: Mike Treseler
- Re: Large block visualization
- From: gabor
- Re: Large block visualization
- Prev by Date: Re: selective signal dumping using VCD
- Next by Date: Re: selective signal dumping using VCD
- Previous by thread: selective signal dumping using VCD
- Next by thread: Re: Large block visualization
- Index(es):
Relevant Pages
|
Loading