Re: using 2 If statements
- From: Jason Zheng <xin.zheng@xxxxxxxxxxxx>
- Date: Thu, 23 Feb 2006 09:53:00 -0800
Karmel.Abdeljawad@xxxxxxxxx wrote:
Hey all,They are evaluated in sequence. In fact if the first condition in the first if state is false, the second condition isn't evaluated either.
I am using Verilog-a.. well my code is something like :
If(Vdata[1]==V(avss) & V(data[0] == V(avss)begin
if (V(in) <= -vmind)
state = 2 *V(vin);
end
Now is the first if statement evaluated and then if its satisfied the
second if statement will be evaluated? or are they both evaluated at
the same time?
Thanks
KARMEL
~jz
.
- References:
- using 2 If statements
- From: Karmel . Abdeljawad
- using 2 If statements
- Prev by Date: Re: ASM to code
- Next by Date: Parameterised Subtractor
- Previous by thread: using 2 If statements
- Next by thread: Extension of submission deadline for EDPS 2006: March 05, 2006
- Index(es):
Relevant Pages
|
Loading