Re: And gate from Ex-or?

From: "Andy Peters" <Bassman59a@xxxxxxxxx>
Date: 21 Jul 2005 15:20:34 -0700

Jonathan Bromley wrote:
> On Thu, 21 Jul 2005 10:03:12 -0400, "rsk"
> <krs_1980@xxxxxxxxxxx> wrote:
>
> >Thanks for your idea.But which three Nand
> > gates you want me to connect to Logic "1".
> >Will you explain it clearly.
>
> I have a very wonderful proof that what you ask
> is impossible. Unfortunately, the margin of this
> message is too small to accommodate it.

You're a funny man, Mr. Fermat.

-a

.

Follow-Ups:
- Re: And gate from Ex-or?
  - From: rsk

References:
- And gate from Ex-or?
  - From: rsk
- Re: And gate from Ex-or?
  - From: Jonathan Bromley
- Re: And gate from Ex-or?
  - From: rsk
- Re: And gate from Ex-or?
  - From: Jonathan Bromley

Prev by Date: Re: And gate from Ex-or?
Next by Date: Re: VHDL vs. Verilog
Previous by thread: Re: And gate from Ex-or?
Next by thread: Re: And gate from Ex-or?
Index(es):
- Date
- Thread

Relevant Pages

using decoder to receive a function with 1 out
... F= A XOR C ... How can I implement it using 2-to-4-line Decoder and NAND ... Prev by Date: ...
(sci.electronics.basics)
using of 2-to-4-line Decoder
... F= A XOR C ... How can I implement it using 2-to-4-line Decoder and NAND ... Prev by Date: ...
(comp.arch.embedded)
Re: Software simulation of hardware evolution
... I'm making the chromosome more complicated than it needs to be. ... Example for NAND = "1110". ... This will make crossovers and mutations a ... Prev by Date: ...
(comp.lang.vhdl)
Is is possible to write a FMD for NAND flash supporting all the NA
... I mean if a FMD can support 2112byte/page NAND as well as 528byte/page NAND? ... BRs, ... Aaron ... Prev by Date: ...
(microsoft.public.windowsce.platbuilder)