Re: 4p-1.5-wip with just in time compilation
- From: Coos Haak <chforth@xxxxxxxxx>
- Date: Thu, 30 Aug 2007 22:44:56 +0200
Op Thu, 30 Aug 2007 19:14:51 +0200 schreef Marcel Hendrix:
Coos Haak <chforth@xxxxxxxxx> wrote Re: 4p-1.5-wip with just in time compilationI remember the posting.
[..]
I thinks the Pentium XCHG instructions are not so slow as for the older
processors, XCHG EAX,r32 takes two, XCHG r32,r/m32 takes three.
Perhaps the assertion of the LOCK signal and the fact the instruction can't
be paired with others result in a little decrease in speed in some
applications.
The details are in this thread:
Subject: Re: Exchange
Newsgroups: comp.lang.forth
Message-ID: <83303314163560@xxxxxxxxxxxxxx>
References: <2007Jul9.195923@xxxxxxxxxxxxxxxxxxxxxxxxxx>
You're hosed with the current Intel chips, AMD fixed it.
Would that mean that my pityful 16 bit CHForth on this AMD Athlon(TM) XP
2000+ would run faster when I used
XCHG BP,SP PUSH BX XCHG BP,SP POP BX
instead of
LEA BP,-2[BP] MOV [BP],BX POP BX
to do >R etc.? Shorter code altogether.
--
Coos
CHForth, 16 bit DOS applications
http://home.hccnet.nl/j.j.haak/forth.html
.
- Follow-Ups:
- Re: 4p-1.5-wip with just in time compilation
- From: Marcel Hendrix
- Re: 4p-1.5-wip with just in time compilation
- References:
- Re: 4p-1.5-wip with just in time compilation
- From: Coos Haak
- Re: 4p-1.5-wip with just in time compilation
- From: Marcel Hendrix
- Re: 4p-1.5-wip with just in time compilation
- Prev by Date: Re: 4p-1.5-wip with just in time compilation
- Next by Date: Re: 4p-1.5-wip with just in time compilation
- Previous by thread: Re: 4p-1.5-wip with just in time compilation
- Next by thread: Re: 4p-1.5-wip with just in time compilation
- Index(es):
Relevant Pages
|