Re: How to implement an non-uniform lookup table in hardware?



MBALOVER <mbalover9@xxxxxxxxx> wrote:

I am curious about how a non-uniform look-up table is implemented in
hardware?

As far as I know, for an input X to a uniform LUT with 2^M entries, we
just take M most significant bits of X to determine its corresponding
address in the LUT.

For a non-uniform LUT, how do people do to determine the index of an
input?

I thought of another possibility. You can have a series of look-up
tables, each indicating where in the next on to look up the next
set of input bits.

That is, the first table gets, say, 10 most significant bits.
Then latch the output (for pipelineing) and feed it along with,
some of the same bits and, say, the next five bits to another table.
Again latch and index with more bits. Three levels of table should
allow for a large number of input bits. If you use the BRAMs in
most currrent FPGAs it shouldn't be hard at all.

Otherwise, how would you do it in software?

-- glen
.



Relevant Pages

  • Re: DAC software
    ... to output an 8-bit byte out the parallel port. ... but that's hardware. ... Latch the byte, and give it to any ordinary 8-bit DAC - Digi-Key has ... the right way and thesoftware guy can write the "real" code. ...
    (sci.electronics.design)
  • Re: Effects of Over Clocking??
    ... really mean in terms of hardware and what is critical path. ... Any kind of logic needs some time to complete the operation. ... If you are trying to latch the result before the output is settled for good, there are chances that you will latch on the junk. ...
    (comp.arch.embedded)
  • Re: Verilog case statements
    ... use a LUT to drive the D input and you have to use a LUT to drive the ... if you have the extra inputs or not on the LUTs you are using. ... this will be up to the tool and many times I see the tool generating ... Once I started looking at it I realize the latch ...
    (comp.arch.fpga)
  • Re: Verilog case statements
    ... use a LUT to drive the D input and you have to use a LUT to drive the ... this will be up to the tool and many times I see the tool generating ... Once I started looking at it I realize the latch ... You're taking the code structure as a literal guide for synthesis. ...
    (comp.arch.fpga)