Re: Regarding Digital NCO design

I'm not sure what your phase detector is doing, but I assume the two
states indicate if the phase is leading or lagging with no indication
that the phase is actually aligned. That means you need to integrate
this signal. You can use it to increment/decrement a counter and use
the counter output as the phase step in your NCO. This will be slow
to lock in and you will need to analyze your entire loop for
stability. Adding the counter as an integrator makes the loop a bit
more complex to analyze. But the integrating counter will allow the
loop to settle in a state where the error output is equally in both
states indicating an average phase error of zero. It sounds like your
phase detector is analog, no? If so, be sure to isolate all digital
noise from the analog phase detector or you will have problems with it
settling and stability.

Rick


On Oct 7, 7:51 pm, "nowsheen" <Nusrat.Nowsh...@xxxxxxxxxxxxxxxxxxx>
wrote:
Thanks. The multiplied form is just (I*Q). This is sent to a loop
filter(Low pass filter) to get the phase error? But i cant decide the
design idea of this filter. What is the relation between the loop filter's
output and phase increment value when the frequency is locked? Since the
output of loop filter is binary, does it imply a phase error between the
input received signal and reference signal? I am using an averaging filter
as loop filter but can't decide the phase increment value from the filter's
output.

Nusrat



nowsheen wrote:
The loop filter output is the multiplied form of data coming from I and
Q
arm of Costas loop. So, after multiplying these two data i am getting
the
input of loop filter. How can i know when the phase is dead on? Which
value
is this subtracted from? How does the loop filter's output decide
phase
increment value?When is the phase locked?

By "multiplied form of data coming from I and Q" do you mean
sqrt(I^2+Q^2)? The phase increment is right when the frequency is
locked. Then the phase remains steady. When the phase is locked, the
phase comparator output is zero.

Jerry
--
Engineering is the art of making what you want from things you can get.




.

Relevant Pages

  • Re: Regarding Digital NCO design
    ...  Adding the counter as an integrator makes the loop a bit ... states indicating an average phase error of zero. ... design idea of this filter. ... as loop filter but can't decide the phase increment value from the filter's ...
    (comp.dsp)
  • Re: Regarding Digital NCO design
    ... design idea of this filter. ... What is the relation between the loop ... output of loop filter is binary, does it imply a phase error between the ... papers from about thirty years ago (e.g., Gardner's PLL book). ...
    (comp.dsp)
  • Re: Regarding Digital NCO design
    ... design idea of this filter. ... What is the relation between the loop ... output of loop filter is binary, does it imply a phase error between the ... There are numerous pitfalls along the way if you're not careful, ...
    (comp.dsp)
  • Re: Regarding Digital NCO design
    ... design idea of this filter. ... What is the relation between the loop ... output of loop filter is binary, does it imply a phase error between the ... papers from about thirty years ago (e.g., Gardner's PLL book). ...
    (comp.dsp)
  • Re: PLL confusion
    ... >>typically a sine or triangle wave) if they are really different. ... >loop then try to bring the dc level to zero or is matching frequencies ... But if you add an integrator in the path from the phase detector ...
    (sci.electronics.basics)