Re: Upsampling by 4 in DSPs



1- For fs=4IF: Let us say that IF=30 MHz and fs=4IF=120 MHz. In this case
if the last mixing stage before ADC (which is from RF to IF) produced
harmonics then we will have at the input of ADC the IF singal and second
harmonics (2IF) and maybe 3rd Harmonics (3IF). Now 3IF=90MHz and it will
allias with the original IF at 30 MHz (since fs=120MHz). That is why I
found some people go for what is called "non-IQ sampling" where
fs=(M/N)IF.
So by choosing for example fs=125MHz. This problem will not exist.
To tell you the truth. May be my understanding is wrong since I found
the
majority goes with fs=4IF but here is the link from which I got the idea
of
non_IQ sampling (slide 24):
http://cas.web.cern.ch/cas/Sweden-2007/Lectures/Web-versions/Schilcher-1.pdf

This is what a bandpass filter (or lowpass if your IF is low enough)
around your IF is for.

But the first case is subsampling and it is more prone to jitter
effects. > the second one is oversampling which is less sensitive to
jitter. My
question is, if we want to oversample, should we choose fs=4IF or the
other one. How can I decide?

I disagree. The effect of jitter on SNR is a function of your analog
input frequency, not your sample rate. Plus, in the 4IF case, you have to
run your ADC at a much higher frequency. Generally, bandpass sampling is
done at higher a higher IF, which will result in increased noise due to
jitter and maybe what you're getting at. However, given equal IF, both
will suffer the same (though I could also argue that the increased Fs in
the 4IF case makes things tougher, too).

2-for upsampling at pulse shaping filter by 4. Does this number have any
relation with phase and frequency tracking capabilities? To my
understanding I know high upsampling ratio for pulse shaping relaxes the
synchronizer circuit. But I am not sure. If not, then it makes sense to
go
with low upsampling ratio to relax RRC filter order. What do you think?

No relation to phase and frequency tracking that I know of, at least not
directly. What matters most is the bandwidth of the data itself. For a
given data rate, a higher interpolation rate translates to a higher sample
rate at the DAC.

A lot of the pulse shaping is done to relax your transmitter
amplifier/filter requirements (reduces the peak to average power ratio by
limiting bandwidth). I worked at a company once that spec'd a Tx
amp/filter combo for the rms power (DS-CDMA system, just under 45 dBm rms
power). Since the crest-factor (essentially PAPR) was on the order of
12-15 dB, our peak power was in the neighborhood of 57-60 dBm, or nearly 1
kW. The cavity filter we were using had burn marks in it. Oddly, the
amplifier hung tough, but its performance did begin to degrade after a
while.

Your receiver can operate on any oversample rate you desire (with a
matched filter for best performance). Using a different rate on the
receive end simply works out to a different RRC filter order for matching
(assuming you transmit with an RRC).

Mark
.



Relevant Pages

  • Re: Digital Atten&Ampl. ?
    ... Increasing the output bus of an IIR filter is giving ... If we really COULD increase the output precision with respect to the ... attribute a higher res than the ADC is already providing? ...
    (comp.dsp)
  • Re: Ground Noise Removal
    ... amps feeding a ADC. ... a PCB gnd, channel 2: is connected to the signal of interest. ... the Power and ground were routed as tree to each device. ... filter the analogue signal against high frequencynoisewith a capacitor ...
    (sci.electronics.design)
  • Re: Building a (cheap) software radio
    ... > FM receiver, remove the IF filter, replace it with a wider filter, and ... > then tap the output off to your ADC of choice. ... > I recall GnuRadio advising the use of a particular receiver board, ... Then I switched to another linux OS and wasted anotehr two weeks ...
    (comp.dsp)
  • Re: Ground Noise Removal
    ... amps feeding a ADC. ... a PCB gnd, channel 2: is connected to the signal of interest. ... the Power and ground were routed as tree to each device. ... I read for a 4 layer PCB, flood the gnd plane. ...
    (sci.electronics.design)
  • Re: Help interfacing Current Transformers to ADC
    ... CHEAP way to data log the power consumption of each device. ... need exact power consumption with power factor correction or anything ... ADC. ... The plan is to use the Dallas 1-wire 4 channel ADCs so ...
    (sci.electronics.design)

Loading