QPSK carrier recovery with multiply filter divide circuit

Hi,

Has anyone ever got this method of coherent carrier recovery to work
correctly. I tried to implement it some time ago in an FPGA, but ran
into problems. Was put onto a different project, but now I might have
to look at this again. I know the Costas loop in another approach, but
the following was something I was able to put togrther quite quickly..

Here is what I have done to test it so far...

I have a 1MHz input signal which I multiply by 4 and then bandpass
filter at 4 Mhz to get rid of any other harmonics. This seems to work
fine. The sample rate is 16 Mhz and I am getting a triangular shape
waveform of freq 4 Mhz.

Now to divide it down the 4 Mhz down to 1Mhz. What is the best way...
use a PLL?

Here is what i think you would do....please criticise...I won't be
offended....

In order to get the frequency down does one multiply the 4 Mhz out of
the band pass filter with a 3 Mhz signal...(This multiplier would be
the phase detector in the PLL) The difference and sum frequencies
would be 1 Mhz and 7 Mhz. Using a first order LP filter in the PLL, I
should be able to get rid of the 7 Mhz signal and leave the desired 1
Mhz....does this sound correct?

I'll leave it at that for the present. It is getting late and I know
I'll have further questions based on any answers I get to the above.

Thanks for any help
Bob
.

Relevant Pages

  • Re: QPSK carrier recovery with multiply filter divide circuit
    ... filter at 4 Mhz to get rid of any other harmonics. ... use a PLL? ... the band pass filter with a 3 Mhz signal...(This multiplier would be ... the phase detector in the PLL) The difference and sum frequencies ...
    (comp.dsp)
  • Re: Receiver bandpass filter questions.
    ... >>I don't know much about filter design, ... basically a PLL with a logic output when the thing ... >>phase comparator output as an indication of lock. ... A PLL consists of a voltage controlled oscillator (VCO), ...
    (sci.electronics.basics)
  • Re: tone detection for morse code decoder on low cost MCU
    ... 16bit controller wihout a hardware multiplier. ... tone decoder on the MSP430 platform. ... would like to suppress out of band signals at least 40dB. ... a simple RC filter in front of the converter to ease the software ...
    (comp.dsp)
  • Re: PLL Basics
    ... I know that a PLL uses in internal low pass filter. ... Since linear ramps aren't very interesting we can ignore it, and just consider the variations from the ideal ramp. ... N.B. The two integrators we need for a Type II system come from the VCO (which acts like an ideal integrator: a constant input voltage results in a constantly ramping (phase) output) and the loop filter. ...
    (comp.dsp)
  • Re: PLL Basics
    ... Given those conditions and considering those aspects, a PLL has filter-like behavior. ... This lowpass filter thing is nonsense and irrelevant. ... A modulation analyser or spectrum analyser is the test equipment of choice. ... The frequency multiplier model is nice as a simplistic introduction, but has limited utility if you want to specify or design for a particular performance level. ...
    (comp.dsp)