Re: Undersampling: Specifying Clock Jitter?

On Jun 22, 3:36 pm, Phil <philguilleme...@xxxxxxxxxxxxxxxxxxx> wrote:
Hi all,

I'm basically trying to design a power spectrum analyser that can
capture channels with a bandwidth of 100 MHz. I select either 10 MHz
- 110 Mhz or 135 MHz - 235 MHz and am sampling with a 250 MHz ADC.
The ADC has a full power bandwidth of 1 GHz and has 12 bits.
My goal is to be able to detect a signal that is 55 dB lower than
another signal that is 500 kHz away. I also want to reduce the amount
of false detection.

Assuming that I choose a sufficiently large FFT and that I am
windowing properly, how should I specify the phase noise (jitter) for
the sampling clock such that it does not limit my performance and at
the same time is not over designed.

Based on the analog devices appnote, AN-756,http://www.analog.com/UploadedFiles/Application_Notes/593845726044367...
I think that for my purpose, I should specify the phase noise from 100
kHz to 1 GHz. Is this correct?

Apart from this appnote and a couple other small articles, I am having
difficulty at locating good references explaining how to spec the
sampling clock and what to use for integration bandwidth when
determining jitter.

Thanks for any help.

BR,
Phil

For detection at 500 kHz offset you need to integrate the phase noise
PSD over 500 kHz +/- W/2, where W is the BW of the signal to be
detected. The integrated result should be 55 dBc + desired SNR.

John

.

Relevant Pages

  • Undersampling: Specifying Clock Jitter?
    ... I'm basically trying to design a power spectrum analyser that can ... The ADC has a full power bandwidth of 1 GHz and has 12 bits. ... Based on the analog devices appnote, AN-756, ...
    (comp.dsp)
  • Re: Photodiode TIA
    ... thought i'd save myself some time and get an off the shelf TIA, ... the device has a bandwidth of 470MHz. ... or it is easier just to design my own transimpedance ... You forgot that Maxim only advertises stuff that is not available. ...
    (sci.electronics.design)
  • Re: LPY antenna designs?
    ... Something with about 4% or 5% bandwidth in the VHF/low ... 'log periodic and yagi' pcb antennas that has apparently been smushed ... just a way to add buzzwords to your antenna design description. ...
    (rec.radio.amateur.antenna)
  • Wide bandwidth ladder line J-pole for 6-Meters
    ... I've been working on a ladder line J-Pole design for 6m, ... because the thicker elements give it good bandwidth. ... making the half-wave radiator act as a much thicker element. ... The resulting antenna design is very straightforward, ...
    (rec.radio.amateur.antenna)
  • Re: LPY antenna designs?
    ... Something with about 4% or 5% bandwidth in the VHF/low ... 'log periodic and yagi' pcb antennas that has apparently been smushed ... just a way to add buzzwords to your antenna design description. ...
    (rec.radio.amateur.antenna)
Loading