IQMATH in Ram for TI's DSP

The original F2808.cmd from TI specified that

IQmath : > FLASHC PAGE = 0 /* Math Code
*/

Although I can enable the pipeline, TI's document said that it is still
slower than running it in RAM.

If I change the above line to

IQmath : > load = PRAMH0, PAGE = 0

Does it means that IQmath will burned into the flash and loaded into RAM
on startup ? Do I have to copy from flash to RAM like the interrupt
service routine ?

I want the firmware in flash but IQmath to be run in RAM, How do I do it
?

Thank you in advance



.

Relevant Pages

  • Re: Performance and Flash Pipelining on TI 28F12 DSPs
    ... > of "critical code" we could move to RAM. ... > from internal flash? ... Since the external RAM is as big as the internal flash, ... the timers and all other interrupts are shut off, ...
    (comp.dsp)
  • Re: XIP vs RAM
    ... Keep in mind that FLASH access times are much slower than RAM access times. ... > why most solutions rely on the bootloader to do upgrades. ...
    (microsoft.public.windowsce.platbuilder)
  • Re: [ANNOUNCE] Ramback: faster than a speeding bullet
    ... The fact is, enterprise scale ramdisks are here now, while ... enterprise scale flash is not. ... does not approach the write performance of RAM, ... My goal is not to replace RAM with flash, but disk with flash. ...
    (Linux-Kernel)
  • Re: Relocate from nor to ddr CE 5.0
    ... programmed into flash. ... but the image info says it belongs to ram. ... Your bootloader needs to have code that recognizes if the image is ... blt CODEINRAM ...
    (microsoft.public.windowsce.platbuilder)
  • XIP vs RAM
    ... Maybe the system can even get away with the next small size RAM ... Does anyone know if/what the premimum of the "K" Strata FLASH is? ... Also what are the steps needed to transition to a XIP OS? ... >>> My bootloader create a BINFS partition and an EXTENDED partition on ...
    (microsoft.public.windowsce.platbuilder)