Re: gate-pulse generation using LF2407A


> But the problem is that the compare registers are not getting
> updated.What may be the possible causes of this problem?

CMPR registers are shadowed, that means they get updated only when
timer counter overflows or reaches timer period (in up-down mode),
check ACTRA register to see how is CMPR reguster update set-up

> My next question is ,can i configure timer 1 for interrupt generation
> and compare operation simultaneously??
> plz help
of course

Regards, Mitja

.

Relevant Pages

  • Re: device driver for the SGI system clock, mmtimer
    ... Here is the driver with the interrupt support "killed". ... The timer hardware was designed around the multimedia timer specification by ... +static int mmtimer_ioctl; ... * of the page where the registers are mapped) for the counter in question. ...
    (Linux-Kernel)
  • ACTEL FPGA static timing analysis
    ... How to use the Timer to detect set up ... violations arising due to clock skew between two registers of a ...
    (comp.arch.fpga)