SVPWM using TMS320LF2407A

Hi all!

I am currently developing a code for s/w spacevector pwm for induction
motors using TMS320LF2407A. I got an article on it in application
report SPRA284A,which uses TMS320C240. I have made necessary changes
for my DSP and have used GPT timer T2 for time base generation.I have
configured EVAIMRB's T2-underflow interrupt for this purpose. But while
trying a dry run for an O/P frequency 20HZ, I have seen that the
interrupt is not occuring,(I have checked the CMPR registers, which are
giving its initial values...not the updated value).

Could any body tell me what is the problem!
The interrupt configurations are:

INT 3 is enabled and in EVIMRB the value i have put,04H.

plz help!

with regards!

.

Relevant Pages

  • Re: Why Cant Public Wi-Fi Be Made Secure?
    ... My rural mill won't assume before I process it. ... If you'll interrupt ... it'll suddenly report the difference. ... knock by way of the weak jurys, ...
    (sci.crypt)
  • Interrupt routing issues in FreeBSD 7.1-BETA2
    ... last month i reported a problem with interrupt storms in re. ... i filled a bug report: ... Base Board Information ... La prueba más fehaciente de que existe vida inteligente en otros ...
    (freebsd-stable)
  • Re: Beginner needs help choosing microcontroller platform & software
    ... What you mean by "motion control" is what is going to define wether you ... motion control consisted in controlling several motors like ... takes 8 clock cycles to get in and out of an interrupt routine. ... the example of some other poster on the thread, to manage a quadrature ...
    (comp.robotics.misc)
  • [patch 20/24] HID - only report events coming from interrupts to hiddev
    ... HID - only report events coming from interrupts to hiddev ... That leads to interrupt events erroneously being ...
    (Linux-Kernel)
  • Re: ECC logging implementation
    ... The memory controller did generate an interrupt to report the fixup, of course, and the OS logged it. ... AIUI, when the memory controller finds a single-bit error, it uses the error syndrome to correct the error, sends the corrected data to the requestor, and re-writes memory with the corrected data. ...
    (comp.arch)