Re: RTL Synthesis & SDF file

LIB is technology library file and contains timing, power and area
characterization of the cells, but no geometry information. SDF is the
standard delay format. There are HDL simulation models of the cells as
well. SDF characterizes the delay parameters and back annotate to the
HDL simulation models, for logic level simulation with the delay
parasitics in the SDF.

Thanks,
Koustav


On Aug 29, 5:01 pm, "asic1...@xxxxxxxxx" <asic1...@xxxxxxxxx> wrote:
What does SDF, and Back-annotation/Forward annotation mean? How is an
SDF File generated, and why is Gate Level simulation done?

Can someone explain how to do synthesis and what tools/file extensions
(.sdf, .lib etc) mean?


.

Relevant Pages

  • Timing problem in ModelSim, Post-Route Simulation.
    ... I'm doing a Post-Route Simulation simulation in ModelSim V6.1a and having ... ModelSim wave window compare with the propagations times display on SDF ... On ModelSim the same physical path had a propagation delay of 5.487 ns!!!! ...
    (comp.arch.fpga)
  • Re: Timing problem in ModelSim, Post-Route Simulation.
    ... I wonder if the SDF file is simply out of synch with the TRACE report? ... can specify the Min|Typ|Max delay to be applied. ...
    (comp.arch.fpga)
  • Re: Overriding SDF backannotation
    ... We are using an SDF to backannotate our netlist. ... override the setup and hold times for the list of cells by calling ... and any previous annotated timing checks are intact. ... The override works on the intended cells but all other timing ...
    (comp.lang.verilog)