Spare cell insertion
- From: Verictor <stehuang@xxxxxxxxx>
- Date: Fri, 20 Jul 2007 15:12:10 -0000
Hi,
Can anyone point out some crucial considerations regarding to spare
cell insertions? Besides spare cell insertion during synthesis and
P&R, is it reasonable to have spare cell inserted in Verilog code?
Thanks,
.
- Prev by Date: Re: SynaptiCAD AllProducts, Synopsys, new programs,
- Previous by thread: SynaptiCAD AllProducts, Synopsys, new programs,
- Index(es):
