PrimePower
- From: Koustav <koustav79@xxxxxxxxx>
- Date: Sun, 17 Jun 2007 14:15:32 -0000
Hello everybody,
I wanted to a transient power analysis on
designs at cell/gate level. I have synthesized the netlist by cadence
buildgates. I was wondering if synopsis PrimePower could be used for
this. I do have the 90nm technology files (.tlf and .def).
Also since synopsis tools accept .lib format for
technolgy files, is there a way I could convert the .tlf into .lib
format?
Thanks,
Koustav
.
- Follow-Ups:
- Re: PrimePower
- From: brandon thompson
- Re: PrimePower
- From: Alvin Andries
- Re: PrimePower
- Prev by Date: Re: gate sizing and interconnect delay
- Next by Date: Re: PrimePower
- Previous by thread: gate sizing and interconnect delay
- Next by thread: Re: PrimePower
- Index(es):