After i synthesis the vhdl codes, my design consist of 609 combination
modules, im using the actel 1280XL 84 pin FPGA.
it only has like 608 comb modules + 624 seq modules
Therefore i think my design will not fit in the FPGA.
Im really new into FPGAs. Since im not using any sequential modules do
you think I will be able to fit the design in the above mentioned FPGA
using the some of the seq modules?
The overall report says design has 609/1232 modules (50%) of the FPGA
!!
But it has exceeded the amount of comb modules!! I haven't got a clue
whether I can make it using some of the seq module!! PLEASE help me
out!!
Re: Why No Process Shrink On Prior FPGA Devices ? ... I understand the "Porsche" design philosophy and the apparant need to ... The rapid evolution of the silicon and underlying change in FPGA... visibly superior tools, more FPGA IP, a quantum leap in productivity,... (comp.arch.fpga)
Re: Xilinx 3s8000? ... first to factor an RSA number using a standalone FPGA development... the design requires far more LUTs than are currently available ... I presently have Xilinx xc3s500e and Actel ... has encountered a memory conflict.... (comp.arch.fpga)
Re: Xilinx padding LC numbers, how do you really feel about it? ... Allowing the end user to easily toast $10K boards, and returning them to mfgr as warranty replairs, isn't good design practice.... you can substantially reduce your power consumption by moving to a sign-magnitude number representation instead of 2's complement. ... about all it proves is that you can exceed the design limits of the system your FPGA is installed in if the FPGA has not been adequately cooled for that abuse. ... As for predicting the FPGA dissipation, that is difficult enough to do when the design is completely known, placed and routed, especially for designs the process data sourced off the FPGA, as the power dissipation is very much data pattern dependent. ... (comp.arch.fpga)
Re: WSJ article on software liability ... > It will be better than hardware because of the flexibility. ..."hardware faults are mostly physical faults, ... there are *LOTS* of faults that are design faults.... an FPGA, either by synthesizing your COSA-machine on the FPGA, or by ... (comp.programming)
Re: Xilinx padding LC numbers, how do you feel about it? ... I have a question regarding the assertion that the datasheet LUT... > know up-front how many LUTs their design is gonna use, ... But the FPGA... do without the FPGA if we didn't want to use a DSP.... (comp.arch.fpga)
