Re: DRC ERROR "minimum density"



Dear Sykab,

This means that the amount of metal1 shapes in your design is less
that 30% of the chip area. 30% is the minimum required.
Depending on the process you're working on, the min MET1 density could
be required at both chip level or 'window' level. Let me explain.
Suppose your die size is 1000um*1000um. In order to achieve a good
planarity and to make the metal etching as required, your foundry will
ask for a minimum of 30% of metal1 over the entire die. That's a
global density rule. Let's suppose you've got a very dense digital
bloc as the half of your die. I guess this would be enough to achieve
the required density even the other half of the die is fairly 'empty'.
But some processes don't support big metal density gradients between
different areas. In this case, foundries put in place 'Local' density
rules as well. An example is a min MEt1 density is required by windows
of 100um*100um. In this case, your DRC engine will parse your die as a
matrix of 100*100 squares and make the density check in there. Hope it
is clear for you. As I said earlier, density is very important for
planarity and pattern etching. It is important to avoid the dishing/
erosion in the modern nanotechnologies with Copper BE.
Many IP designers are complaining about the density rules being
checked at IP level. Many of them ask to check the densities at chip
TOP level only. I've seen many TOP assembly engineers struggling to
reach the density because the IPs haven't been thought with regards to
this problem. So my point of view is to take this into account at the
early stages.
So how to solve this problem ? you just need to add 'dummy' MEt1
shapes into your layout. These are floating bits of metals without any
electrical functionality. Well, you've to be careful though because
those pieces of metals are adding some parasitic to your true design.
Many 'modern' PDKs come with 'dummy filling' procedures that saves you
from a hand-made filling. Please ask your PDK provider.

Hope this help !

Riad.
.



Relevant Pages

  • Re: for all those who believe in ASICs....
    ... Everybody agrees that the manufacturing cost of chips grows ... overproportionally with die size. ... chip when we test only those 20% of the chip area that are really ... needed by the user's design. ...
    (comp.arch.fpga)
  • Re: Segmentation in real mode
    ... Why do segment registers hold segments' paragraph numbers rather ... As to why Intel used _this particular method_ of doing it rather than some ... architectures, other than the Apple Mac...indeed, the last chip they made - ... previous design but not made "100% backwards compatible" with that design, ...
    (alt.lang.asm)
  • Re: Fully Functional IMSAI-8080 boot CP/M 80 for sale on e-bay
    ... reminiscent of the NEC 765A with its DRQ/DACK interface. ... if the existing Disk IO "pseudo-DMA" design in the Disk IO board ...  DRI never sold a graphics card or a complete system. ... using the chip. ...
    (comp.os.cpm)
  • Re: KT boundry event
    ... review the Sachs quote, and substitute 'purposiveness'. ... Wortschatzes gar bald eine fühlbare Verarmung der Sprache ... herbeiführen; die Wissenschaft hat nicht die Worte, ... I am no German expert but 'design' seems to stray so far from the ...
    (talk.origins)