Re: LVS problems with Assura

Hello Andrew,

Yes, that was it!!!!! I had a poly pin and that was causing all the
errors. Thank you very much for your help :)

Beatriz

Andrew Beckett wrote:
On 20 Feb 2006 07:45:58 -0800, "Bea" <beatriz.olleta@xxxxxxxxx> wrote:

Hello,

We just started using this new design kit for TSMC18 RF process. We
made the schematic and symbol views in Cadence for an inverter and a
layout view as well using p-cells. We were able to run simulations with
the schematic and use Assura to DRC the layout. However, we are
experiencing some technical difficulty to run an LVS with Assura.

More specifically, LVS would fail due to "unbounded devices" errors on
pmos2v and nmos2v. We were able to get around that by setting ":gen:
abortOnUnboundDevices( nil )" in avCompareRules so that it does not
stop on unbound devices. Then it does not recognize the pins in the
layout and complains that all the pins on the same layer (e.g., metal1
pn) are shorted together. We also tried different pin types (symbolic
and shape), but that didn't make any difference. In fact, we don't
think Assura recognized any pins in the layout at all.

If anyone has any idea what's causing the problem, please let us know.
We would appreciate it very much. By the way, we are using Assura 3.15
(we also tried with Assura 3.13USR1, but same errors) and ICFB
5033USR2.

Bea

I've seen this problem where a customer had used POLY1/pin for one of the pins -
and the Assura rules are not taking any notice of anything other thant he
metal*/pin layers.

Could that be it?

Are you doing the LVS from a DFII database or GDSII?

Regards,

Andrew.

.

Relevant Pages

  • Re: LVS problems with Assura
    ... the schematic and use Assura to DRC the layout. ... experiencing some technical difficulty to run an LVS with Assura. ... LVS would fail due to "unbounded devices" errors on ... Then it does not recognize the pins in the ...
    (comp.cad.cadence)
  • LVS problems with Assura
    ... the schematic and use Assura to DRC the layout. ... experiencing some technical difficulty to run an LVS with Assura. ... LVS would fail due to "unbounded devices" errors on ... Then it does not recognize the pins in the ...
    (comp.cad.cadence)
  • Re: Assura LVS / generate labels from pin names
    ... My Assura LVS is not able to see the pins because there are no labels ... Or provide a list to assura informing the tool that these are pins. ... Hi Dinac - Assura uses pins when running DFII and uses labels based on ...
    (comp.cad.cadence)
  • Re: OrCad Capture
    ... WG is the width of the gull-wing leads; be sure to find a foot print with a larger number here than the TI spec sheet shows for the maximum width of the part. ... You will be advised by others, and I would second that advice, to learn to make your own foot prints, or at least to check the Orcad supplied foot prints carefully against the vendors recommended layout. ... I am not sure about CaptureCIS 10.5, I use CaptureCIS 7.2, but the Capture package needs to know how to find the footprint libraries in order to display the foot print when selecting parts from the database. ... Chip with the pins or chip without the pins? ...
    (sci.electronics.cad)
  • Re: this is getting crazy
    ... FPGAs, told him which pins were unassigned i/os, which ram pins he ... connectors to make the layout as easy as possible. ... physical flow of signals on the board. ... signal flow than a smaller package. ...
    (sci.electronics.design)