How to implement the speculative loading?

Modern chips support speculative loading. For example, on x86 this
feature is used for memory disambiguation and out-of-order loading.
My question is how this feature be implemented in modern
processor? Must it re-execute ALL the instructions that after the
load, just like a branch misprediction? Or it can ONLY re-execute the
instructions that relied on the loading value(e.g. via Reserver
Station tracking)?

Thanks

.

Relevant Pages

  • Re: Fazing out x86
    ... Are there any RISCs that are as dense, apart from ARM with Thumb? ... memory, which required more instructions. ... Its got lots of tricks for compact loading of specific constants, but loading an arbitrary 32-bit constant takes 16 bytes. ...
    (comp.arch)
  • Re: Current source design (tricky?)
    ... Miller effect occurs when a voltage gain ... > large signal conditions. ... > accomadation" feature described for the LM8261 ... very tolerant of capacitive loading because they ...
    (sci.electronics.design)
  • Re: Current source design (tricky?)
    ... [Content-free content cut.] ... > very tolerant of capacitive loading because they ... > have a feature whereby that loading causes the ... > least you're consistent with the rest of your life. ...
    (sci.electronics.design)
  • Re: Current source design (tricky?)
    ... > Larry Brasfield wrote: ... >> very tolerant of capacitive loading because they ... The feature I mentioned above works by causing the ...
    (sci.electronics.design)
  • Re: Can I use Virtual PC on my G5 to use MS Project?
    ... I just recieved Vistual PC and am a little blown away by the ... > complexity of the instructions on loading. ...
    (microsoft.public.project)