Re: AMBA bus (rev.2, 1999) test support architecture



Hi,
I've been working with AMBA 2.0 for the last 2 years.
I personally developed the bus architecture and a Test Interface
Controller followin the AMBA specification.
The TIC provides a support for testing all the slaves on the bus. It is
a bus master that can operate like any other master, but is controlled
from an external bus interface (EBI). This means that it has no way to
access to internal cores if you don't provide a slave interface to what
you need to read/write. It is a substitute of the microcontroller on
the bus.
If you are considering to insert any DFT support, AMBA does not
standardize DFT structures and you should insert this hardware by your
own.
But if your system is quite complex it is convenient to include also
the TIC if you want to test each peripheral from the AHB/APB bus.
I successfully run some tests using an Agilent pattern generator and a
logic state analyzer on a prototype chip, testing memories and
peripherals.

Hope I answered your question.
Regards,
Massimo

Fawnizu wrote:
> Hello,
>
> I realize that AMBA bus interface provides some test support. It has
> the Test Interface Controller (TIC) which can interface to the ATE.
>
> But what I'm wondering is, does the test architecture as defined in the
> AMBA specification (rev.2) provide the mechanism to apply the test
> vectors to the cores?
>
> If yes, what kind of DFT does it support?
>
> If not, does it mean that all the required DFT (scan chain, wrapper,
> TAM, etc) has to be included by the test engineer?
>
> Hope you can share your knowledge and experience using AMBA bus
> (rev.2).
>
> Thank you in advance,
> Fawnizu

.



Relevant Pages

  • Re: Interface NXP SJA1000 CAN Controller to Freescale iMX
    ... microcontroller requiring a CANopen interface. ... CAN2.0B compatible stand-alone controller. ... The SJA1000 has a multiplexed address/data bus and the iMX.31 has ...
    (sci.electronics.design)
  • Re: Tektronix und HPIB
    ... >Ich lese gerade etwas Doku zum HPIB Bus und haette da mal ein paar ... Wird der Bus terminiert? ... Wenn ich das richtig verstehe ist ein Controller am HPIB ein Device ... Der Controller ist normalerweise das Interface im Computer. ...
    (de.sci.electronics)
  • Re: HP 9000 Series 340 file transfers
    ... I tried issuing the transfer command from the HP9000 without the HPIB ... The HPIB controller on the HP98624A card in the HP9000 is defined as ... I have two HP98624A interface cards and both react the same, ... On HPIB-systems only one of the interfaces on the bus should be ...
    (comp.sys.hp.hpux)
  • Re: HP 9000 Series 340 file transfers
    ... I tried issuing the transfer command from the HP9000 without the HPIB ... The HPIB controller on the HP98624A card in the HP9000 is defined as ... I have two HP98624A interface cards and both react the same, ... On HPIB-systems only one of the interfaces on the bus should be ...
    (comp.sys.hp.hpux)
  • Re: JOP as SOPC component
    ... order of six lines of code per interface for a point to point connection, ... I think that this is actually the power of SOPC builder. ... When you have a latency aware master and a slave then there is the one ... aware master/slaves to ones that are not, multiple bus masters, etc. ...
    (comp.arch.fpga)