Re: How to implementa an FSM in block ram
- From: glen herrmannsfeldt <gah@xxxxxxxxxxxxxxxx>
- Date: Fri, 17 Jul 2009 00:35:42 +0000 (UTC)
Hal Murray <hal-usenet@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx> wrote:
(snip)
< Could you please say a bit more? How does data get corrupted when
< write-enable is off?
< I can understand a write going to the wrong place(s) if the address
< doesn't meet setup, but I don't see how metastability on the
< addresses can write somewhere when write-enable is off.
I suppose it makes some sense. The address decoders go to
enable lines that enable the signal coming out of the bit
cells onto the sense lines. If, for example, two enable lines
were active at once then two cells would be enabled onto the
same sense line. If the address goes metastable, it seems
that could happen. Presumably this is true for non-FPGA RAMs, too.
< I guess the actual implementation doesn't translate into normal logic
< where an off signal on write-enable would block the update
< signal even if wome other input to the gate was garbage.
-- glen
.
- Follow-Ups:
- Re: How to implementa an FSM in block ram
- From: Hal Murray
- Re: How to implementa an FSM in block ram
- References:
- How to implementa an FSM in block ram
- From: fl
- Re: How to implementa an FSM in block ram
- From: Allan Herriman
- Re: How to implementa an FSM in block ram
- From: Peter Alfke
- Re: How to implementa an FSM in block ram
- From: Hal Murray
- How to implementa an FSM in block ram
- Prev by Date: Re: How to implementa an FSM in block ram
- Next by Date: Re: Do you prefer paper or plastic... er, I mean paper or e-books?
- Previous by thread: Re: How to implementa an FSM in block ram
- Next by thread: Re: How to implementa an FSM in block ram
- Index(es):
Relevant Pages
|