MIG 2.0 for DDR - Spartan3E



Hello guys,

I am building a system wich employs the DDR controller generated by
MIG 2.0 for a DDR memory + Spartan3E. So far the simulations work
fine, and according to the waveforms on UG086.

I am using a burst length of 4. My doubt is: for writting, after
sending a burst (4 times data), can I continue sending data
continuously within the same write command, or should I always
terminate the command (with the burst_done signal) and send another
write command again in order to write another block in a burst with
lenght 4 ? Of course, all of this provided the attention to the auto
refresh request.

All of your help is welcome.
.



Relevant Pages

  • Re: MIG 2.0 for DDR - Spartan3E
    ... I am building a system wich employs the DDR controller generated by ... MIG 2.0 for a DDR memory + Spartan3E. ... I am using a burst length of 4. ... terminate the command and send another ...
    (comp.arch.fpga)
  • Re: ddr with multiple users
    ... In either case data gets shoved into a fifo owned by the master. ... Using dual ring buses to link critical ... there are 5 components which have access to DDR controller ... If it is a command, it indicates which the output bus is targeting at. ...
    (comp.arch.fpga)
  • Re: increasing scsi_max_sg / max_segments for scsi writes/reads
    ... I tried working on scsi_malloc to increase burst size ... > | read/write sectors per command. ... > | read/write through a single scsi command, ... > To unsubscribe from this list: ...
    (Linux-Kernel)
  • Re: ICBM warheads
    ... > Satellites are too vulnerable, ... that ICBM vehicles were specially designed to take a ... "fail safe" command to "disarm" to the last few seconds of final descent arc ... device to initiate its burst. ...
    (sci.military.moderated)
  • HY57V643220CT datasheet
    ... ideally suited for the memory applications which require wide data I/O ... pipelined to achieve very high bandwidth. ... read or write cycles initiated by a single control command (Burst ...
    (sci.electronics.design)