Re: FPGA on the fly syntesis and other stuff

On Jan 9, 4:45 pm, "Giuseppe Marullo"
<giuseppe.maru...@xxxxxxxxxxxxxxxx> wrote:
Hi,
I am investigating the idea on building a bridge between usb and various
electronic sensors and actuators. My idea is to connect the sensors to the
fpga and access them from the usb port.

Each sensor needs suitables modules, like for example a PWM module if I want
to interface a H-Bridge to drive a motor, or a I2C if I have a I2C chip.

I am able to decode commands sent thru the usb(fx2 + spartan 3E), now I need
to know:

- what kind of virtual bus I could use, simple to use yet powerful enough..
Ideally, I was thinking about I2C. Speed is not a concern, reliability maybe
because I could extend the bus externally

- is it possible to configure a fpga from a pc program creating the verilog
source file without stepping thru the ISE gui manually?

I would like to reconfigure the bus and the virtual modules on the fly,
without dealing with the verilog code. A gui should put togheter the verilog
code behind the scenes and program the fpga.

Giuseppe Marullo

You should look at this thread regarding auto build without
the ISE GUI.

http://groups.google.com/group/comp.arch.fpga/browse_frm/thread/56b630135fd0c8c2?hl=en#

Interesting idea. I'm not sure what your "virtual bus" does.
Do you mean that there is a main FPGA talking to other remotes?

SMbus, a superset of I2C, may be better for dependability.
I2C on its own can have hang-up problems unless you control
all of the devices on the bus and make sure they have time-outs.

Regards,
Gabor
.

Relevant Pages

  • FPGA on the fly syntesis and other stuff
    ... I am investigating the idea on building a bridge between usb and various ... My idea is to connect the sensors to the ... fpga and access them from the usb port. ... without dealing with the verilog code. ...
    (comp.arch.fpga)
  • Re: IEEE 1394 interface for FPGA??
    ... that would bridge it to any other serial bus. ... a link layer chips to build a 1394 interface. ... it would be easy to connect it to a FPGA. ... directly to the FPGA via an IEEE 1394 interface. ...
    (comp.arch.fpga)
  • Re: An implementation of a clean reset signal
    ... That's why all Xilinx FPGA asynchronously ... initiate all flip-flops as part of the initiating and configuration ... outputs that do not actually reset themselves until the clock does start ... say if the FPGA is on a bus. ...
    (comp.arch.fpga)
  • Re: [RFC] [PATCH] Device Tree on ARM platform
    ... an FPGA with all the devices instantiated in the FPGA fabric. ... using hand coded platform devices, ... My current approach is that the bus handles the 'hotplug'ing of the FPGA ... (in the bus driver struct is a array of ID's it checks). ...
    (Linux-Kernel)
  • Re: ISA voltage thresholds
    ... bus) with the FPGA's 3.3V high, is that high enough to merit a HIGH ... Then asfaik, ISA uses TTL, which should be voltage level compatible with LVTTL. ... You will have to use level translator chips. ... have a large bank of these translators just to use and FPGA. ...
    (sci.electronics.design)
Loading