Re: interview questions ........

On Sep 17, 8:27 pm, "ekavirsrika...@xxxxxxxxx"
<ekavirsrika...@xxxxxxxxx> wrote:
Hi all,

1. I have a not gate of TTL logic it has 20ns delay to the input i
have given the square wave of 5nsec what will be the output. will the
output be the square wave since the delayof the logic is more than the
freq of operation doe the not gate work? and if it works upto what
freq i can work...... for the same question what will be the output if
the input is a sine wave instead of square wave.

2. max how many fanouts can we have for 2 input and gate. On what
factors the fanout of a design depends. I think it depends on the
voltage the output is driving.

3. for a single Dff (with D as input and Q as outpu and Clk as clock
in) what will be the max Freqency it can operate.... i feel the min
Time period req is only the tC-Q dealy (Propagation delay of the FF no
need to consider the Tsetup time as only One FF is available for Time
calculation).

Thanks & Regards
kil

Interesting questions, but sorry to say you're on the wrong track with
your answers.

In #1, you're supposed to be thinking about the output transistor
geometry. (Delay is FROM the input, not TO the input, so you already
got off to a bad start.)

In #2, fanouts are on the OUTPUT, so knowing that it's a 2-input gate
is pointless. And no, the voltage it's driving is not the answer.
(You got #1 wrong, so it's expected that you would get this one wrong
too.)

In #3, sorry, wrong.

Better luck on your next interview!

Hey, better luck on your next interview.
.

Relevant Pages

  • interview questions ........
    ... I have a not gate of TTL logic it has 20ns delay to the input i ... have given the square wave of 5nsec what will be the output. ... max how many fanouts can we have for 2 input and gate. ... Time period req is only the tC-Q dealy (Propagation delay of the FF no ...
    (comp.arch.fpga)
  • Re: Bulldozer details + bobcat
    ... the transistors don't really have a switching time. ... there is delay associated with charging or discharging the gate ... To the gate delay one must add the effects of the interconnect and ...
    (comp.arch)
  • Re: Bulldozer details + bobcat
    ... there is delay associated with charging or discharging the gate ... capacitance and current capability of a transistor are proportional to ... width, this leads to the concept of gate limited delay, or the minimum ... To the gate delay one must add the effects of the interconnect and fan ...
    (comp.arch)
  • Re: Making a 300 Amp square wave AC inverter
    ... >>> TIG welder into a square wave AC TIG welder. ... you won't blow up quite so many MOSFETs in the ... You need to work out the proper gate voltage you need for each MOSFET. ...
    (sci.electronics.design)
  • Re: help:dual-edge flip-flop possible using Verilog?
    ... since the clock pulse will not end until the flip-flop has toggled. ... single XOR gate and a few inverters to add a propagation delay, ... as the CLK will eventually be used to CLK registers - but otherwise the ideas are similar. ...
    (comp.arch.fpga)