Re: Simple 8253
- From: aleksa <aleksaZR@xxxxxxxxx>
- Date: Thu, 31 Jul 2008 05:47:24 -0700 (PDT)
On Jul 31, 11:20 am, "Symon" <symon_bre...@xxxxxxxxxxx> wrote:
if write = '1' then
irq <=0;
reload <= dbus;
elsif falling_edge(clock) then
if counter = 0 then
counter <= reload;
irq <= '1';
else
counter <= counter - 1;
irq <= '0'; -- AUTO EOI
end if;
end if;
I know I shouldn't do homework for people but what the hey. Use the write
signal as an asynchronous reset. Also, use numeric.std . It's lovely.
http://www.synthworks.com/papers/vhdl_math_tricks_mapld_2003.pdf
HTH, Syms.
Yes, it definately helps, thank you!
I'll see about that numeric.std
This isn't homework, I'm learning on my own, more or less from
scratch.
If I was a student, I would say so.
.
- Follow-Ups:
- Re: Simple 8253
- From: Symon
- Re: Simple 8253
- References:
- Simple 8253
- From: aleksa
- Re: Simple 8253
- From: Symon
- Simple 8253
- Prev by Date: Re: XAUI - INTERNAL LOOPBACK SETUP - DRP (DYNAMIC RECONFIGURATION PORT)
- Next by Date: Question on ModelSim wave viewer
- Previous by thread: Re: Simple 8253
- Next by thread: Re: Simple 8253
- Index(es):
Relevant Pages
|