Re: How do I program an fpga once it has been designed and layout is complete

Thanks for the responses, but I think I need to be more clear on my
question. First off, this is for a class project for my advanced
degree, so my employer has nothing to do with it.

When I mean design an FPGA, I literally mean designing it. Not
programming a vendor's FPGA.

So going back to my original question, if I did design an FPGA with
LUTs and SRAM, how can I program this FPGA to do a particular
function? Do I write the software? If so, is that an easy thing to do?

Are there any tools available that would let me program any FPGA? I
looked at DAGGER, but seems like it needs an input file from the VPACK
tool. thanks again.
.

Relevant Pages

  • Re: Series Termination
    ... reduced the trace width necessary for a particular transmission line. ... So far there is no useful output from the FPGA, ... much design there yet) and transmitted. ... loops with multiple caps on the supply lines. ...
    (sci.electronics.design)
  • Re: How big is my vhdl and am I approaching some size limitation on the chip.
    ... put you off going for FPGA. ... The Virtex range is ... ERROR:Cpld:1063 - Design requires at least 947 macrocells, ...
    (comp.arch.fpga)
  • Re: Why No Process Shrink On Prior FPGA Devices ?
    ... I understand the "Porsche" design philosophy and the apparant need to ... The rapid evolution of the silicon and underlying change in FPGA ... visibly superior tools, more FPGA IP, a quantum leap in productivity, ...
    (comp.arch.fpga)
  • Re: Getting started with FPGA
    ... The term 'compiler' means something different in HDL than in a programming language. ... Simulation is just that -- there's a tool that runs the HDL or that compiles it to a runnable program, that simulates the design on your workstation. ... There are open-source simulators out there, but the FPGA companies are pretty tight with their synthesis algorithms, so you won't find any open-source synthesizers. ... FPGA chip fixed onto the dev board and gets programmed in place? ...
    (comp.arch.fpga)
  • Re: AES encryption of bitstream - is my design secure?
    ... that someone will find an affordable use for the hardware. ... "face recognition" as hardware algorithm in FPGA, ... Better for Design ... but are these really easier with a new bitstream attack? ...
    (comp.arch.fpga)