Re: ISE 10.1 - Initial experience

Hi all,

Here are my first impressions :

First, I will not repeat "what's news" but I've seen some real
improvements, mainly concerning GUI (like report, for cross probing to
HDL editor with warnings, very useful; and so on...). Concerning P&R
result, at first I was quite frustrated : many timing constraints not
passed successful in 10.1 and in 9.2 every was ok. In fact 10.1
analyze more constraints (in my design, constraints between clocks,
that was in fact not relevant). After adding some "TIG" everything was
ok.
At present, I'm just worry about LUT and FF increase after map : More
Lut and FF (??? I've to investigate...) but more LUT used as Shift
registers and less slices occupied.
Concerning EDK10.1, I would be interested to know your thoughts about
the improvements or problems ...

Cheers !

Alain.


.

Relevant Pages

  • Re: Using the result of a function as a column name.
    ... Fixed length names are easier to put on a report or screen, ... to write checkconstraints for, ... You are being absurd. ... format but it is an entity ...
    (microsoft.public.sqlserver.programming)
  • Re: Using the result of a function as a column name.
    ... to write checkconstraints for, ... Fixed length names are easier to put on a report or screen, ... a skeleton and that was just a number; in a real schema, ... What if during a transaction JOIN ON ...
    (microsoft.public.sqlserver.programming)
  • Re: asp.net report DbSource
    ... DataSet with DataRelations that provide foreign-key constraints? ... being used in the report. ... the base query is used by SQL'05 reporting ... DataColumn is causing the trouble and fix the schema. ...
    (microsoft.public.dotnet.general)
  • Question about down-sample using right shift, and then interpolation?
    ... In a technical report, they use the following technique which I do not ... The objective is to implement function y=fusing LUT. ... interpolation. ...
    (comp.dsp)
  • Re: Xilinx Timing constraint problems
    ... in the UCF file. ... One of the constraints ignored comes from Xilinx's ... constraint seems ignored and looking in the timing report it is these ... report and check the path coverage. ...
    (comp.arch.fpga)