Re: Using Lattice ispLEVER with VHDL libraries
- From: rickman <gnuarm@xxxxxxxxx>
- Date: Wed, 20 Feb 2008 11:02:15 -0800 (PST)
Thanks for the reply. I'm still not sure we are on the same page. I
am trying to use ispLever as an IDE. Yes, I am using Synplify for
synthesis, but I don't invoke it directly. When I do invoke it
directly I can specify the compile order and it works ok. The initial
response from the local FAE seems to be that I need to use an EDIT
tool flow and manually run the synthesis tool. The initial response
from Lattice support is a canned message pointing me to a note totally
unrelated to my problem.
I am assuming there are some advantages to using the IDE rather than
using the tools as separate, unconnected programs. If nothing else, I
expect it should make the setup simpler since I should only have to
set up the IDE and that will then handle the other tools. Doesn't the
I in IDE stand for Integrated?
I also can't see to get Modelsim to work with ispLever, it seems they
don't license that with the starter kit. So I will be using the
Altera or Xilinx tools to actually simulate my code and just use
ispLever to do the synthesis to generate a bit file, at least until I
make a final decision and buy the tools.
I only wish Xilinx had a part that would do the job, but they don't
seem to care much for putting FPGAs into small packages without using
BGAs. Altera does have a part that will fit the socket, but it
doesn't have nearly as many LUTs as the Lattice part.
Which do you think would be easier, convincing Lattice to improve
their tools, or getting Xilinx to offer some Flash FPGAs in smaller
leaded packages?
On Feb 20, 1:14 pm, "Colin Hankins" <Colin.Hank...@xxxxxxxxx> wrote:
No problem. The ispLever uses either Synplify or Precision to do the
compilation. You will have to read about the tool you use to specify compile
order. I use Precision and I believe you can not specify compile order. It
will automatically determine it for you based on heirarchy and dependencies.
In making the move to ispLever, I had to add some extra use clauses to my
user defined libraries to get things to go under ispLever. Because in my
previous tools I could do a compile order but with Precision it looks for
heirarchy and dependancy to set compile order.
"rickman" <gnu...@xxxxxxxxx> wrote in message
news:247a3be4-666e-433f-b6d6-08685b4df397@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Thanks for the reply. No, that is not the problem. The files compile
just fine under Modelsim and using the Altera tools. In both of those
tools I can specify the order to compile the files. These libraries
are files that I have my personal, common definitions and
conversions. I know these files work because they have been used many
times before.
All I need to know is how the Lattice ispLever tool is told the order
to compile the files.
On Feb 19, 12:17 pm, "Colin Hankins" <Colin.Hank...@xxxxxxxxx> wrote:
Did you include the use clause in your library package files that require
dependancies? You can either reference the user defined library itself or
just do: use work.my_package;
The error messages related to library not found is probably due to the
library not being successfully compiled in the first place.
Colin
"rickman" <gnu...@xxxxxxxxx> wrote in message
news:284755cf-f23b-4979-9ecd-25d229fde921@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I am trying to pick up the Lattice ispLEVER tool and am having a bit
of trouble with it in regards to libraries. I have several files for
the various libraries I have written for my VHDL. In order to use
them, they have to be compiled in the correct order since some use
definitions from the others. I can't seem to figure out how to tell
ispLEVER what order to compile the files. It has a way to telling the
tool that a given file *is* a library, but that seems to be where it
stops. I can't order the files in the project and it doesn't seem to
actually understand that the libraries exist in the VHDL. I get
several error message all related to libraries not found or
identifiers not declared that should have been in the library files.
I have looked through every piece of documentation I can find and they
all pretty much gloss over the idea of user defined libraries. Is
this something so simple I have missed it?
.
- Follow-Ups:
- Re: Using Lattice ispLEVER with VHDL libraries
- From: Jim Granville
- Re: Using Lattice ispLEVER with VHDL libraries
- References:
- Using Lattice ispLEVER with VHDL libraries
- From: rickman
- Re: Using Lattice ispLEVER with VHDL libraries
- From: Colin Hankins
- Re: Using Lattice ispLEVER with VHDL libraries
- From: rickman
- Re: Using Lattice ispLEVER with VHDL libraries
- From: Colin Hankins
- Using Lattice ispLEVER with VHDL libraries
- Prev by Date: Re: Efficient division algorithm?
- Next by Date: Post PAR simulation is successful but still fails on the board
- Previous by thread: Re: Using Lattice ispLEVER with VHDL libraries
- Next by thread: Re: Using Lattice ispLEVER with VHDL libraries
- Index(es):
Relevant Pages
|
Loading