Re: Low Pin Count (LPC) bus code available?

From: "TC" <noone@xxxxxxxxxxx>
Date: Fri, 1 Feb 2008 14:54:13 -0500

"johnp" <johnp3+nospam@xxxxxxxxx> wrote in message news:eed75145-9683-4ad2-993c-56d256052f4f@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

I'm working on a Low Pin Count (LPC) bus interface and would like to
double check my design with an existing implementation. Does anyone
have an existing design they could share? Verilog source would be
great.

The LPC bus is a protocol developed by Intel to supplant the ISA bus.

Thanks!

John Providenza

What kind of LPC interface are you implementing (slave, master, dma)?

TC

.

Follow-Ups:
- Re: Low Pin Count (LPC) bus code available?
  - From: johnp

Prev by Date: Re: Keeping Xilinx tool from Optimizing out Debugging signals
Next by Date: Re: Low Pin Count (LPC) bus code available?
Previous by thread: Keeping Xilinx tool from Optimizing out Debugging signals
Next by thread: Re: Low Pin Count (LPC) bus code available?
Index(es):
- Date
- Thread