comp.arch.fpga

• Date Index

---

• Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9 multipliers?, Dale
  • Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9 multipliers?, Gabor
  • Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9 multipliers?, Kevin Neilson
    • Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9 multipliers?, Dale
• Low Pin Count (LPC) bus code available?, johnp
• question about fsl and microblaze, u_stadler@xxxxxxxx
• Xpower, Charles Wagner
  • Re: Xpower, Gabor
• Design security for pre-Virtex2 parts ?, Marlboro
  • Re: Design security for pre-Virtex2 parts ?, RCIngham
    • Re: Design security for pre-Virtex2 parts ?, Ed McGettigan
      • Re: Design security for pre-Virtex2 parts ?, Dwayne Dilbeck
  • Re: Design security for pre-Virtex2 parts ?, Dwayne Dilbeck
  • Re: Design security for pre-Virtex2 parts ?, job
  • Re: Design security for pre-Virtex2 parts ?, waltherz
• iru1209 regulator, waltherz
  • Message not available
    • Re: iru1209 regulator, waltherz
• Xilinx BSCAN primitives proper use, jonas
  • Re: Xilinx BSCAN primitives proper use, johnp
• FPGA in Telecommunications, Vagant
  • Re: FPGA in Telecommunications, David Spencer
    • Re: FPGA in Telecommunications, Vagant
  • Re: FPGA in Telecommunications, RCIngham
  • Re: FPGA in Telecommunications, Nico Coesel
    • Re: FPGA in Telecommunications, Falk Brunner
• Actel Fusion FPGA, Rehman
  • Re: Actel Fusion FPGA, Kris Vorwerk
    • Re: Actel Fusion FPGA, Rehman
• I need a SDRAM controller, merche
  • Re: I need a SDRAM controller, Rajkumar
    • Re: I need a SDRAM controller, merche
    • Re: I need a SDRAM controller, merche
      • Re: I need a SDRAM controller, Dwayne Dilbeck
    • Re: I need a SDRAM controller, merche
    • Re: I need a SDRAM controller, KJ
  • Re: I need a SDRAM controller, John Retta
• new to NIOS II, Amit
  • Re: new to NIOS II, ghelbig
    • Re: new to NIOS II, MikeShepherd564
• About 10-bit pixel datum from CMOS image sensor, Nick
  • Re: About 10-bit pixel datum from CMOS image sensor, mh
    • Re: About 10-bit pixel datum from CMOS image sensor, Nick
  • Re: About 10-bit pixel datum from CMOS image sensor, Teo
  • Re: About 10-bit pixel datum from CMOS image sensor, Martin Thompson
    • Re: About 10-bit pixel datum from CMOS image sensor, Gabor
• Xilinx prom programming problem, sam catalpatechnology com
  • Re: Xilinx prom programming problem, Falk Brunner
    • Re: Xilinx prom programming problem, Gabor
• PC requirements for ISE webpack, Andy Botterill
  • Re: PC requirements for ISE webpack, posedge52
    • Re: PC requirements for ISE webpack, Uwe Bonnes
      • Re: PC requirements for ISE webpack, posedge52
      • Re: PC requirements for ISE webpack, Andy Botterill
      • Re: PC requirements for ISE webpack, Uwe Bonnes
      • Re: PC requirements for ISE webpack, HT-Lab
      • Re: PC requirements for ISE webpack, posedge52
      • Re: PC requirements for ISE webpack, Duane Clark
    • Re: PC requirements for ISE webpack, Andy Botterill
• ROM/LUT, Chris Maryan
  • Re: ROM/LUT, Mark McDougall
  • Re: ROM/LUT, Mike Treseler
  • Re: ROM/LUT, Thomas Stanka
  • Re: ROM/LUT, HT-Lab
  • Re: ROM/LUT, Martin Thompson
• EPC in Xilinx EDK 9.2, Jan Pech
• Regarding Hyperterminal, bbgangan
• Re: question on record types, RCIngham
• difference between net skew in the clock report and clock skew in trce log, michel . talon
  • Re: difference between net skew in the clock report and clock skew in trce log, Brian Drummond
    • Re: difference between net skew in the clock report and clock skew in trce log, michel . talon
      • Re: difference between net skew in the clock report and clock skew in trce log, Symon
• Xilinx PAR problem when using chipscope, maxascent
  • Re: Xilinx PAR problem when using chipscope, Symon
    • Re: Xilinx PAR problem when using chipscope, maxascent
• Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?, axalay
  • Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?, Zara
  • Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?, axalay
  • Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?, Göran Bilski
• define a new bust interface, fatima
  • Re: define a new bust interface, Gavin Scott
  • Re: define a new bust interface, Eric Smith
• BPSK CORDIC tracking, fpgaasicdesigner
• Spartan3 I/O question, cpandya
  • Re: Spartan3 I/O question, BobW
    • Re: Spartan3 I/O question, cpandya
      • Re: Spartan3 I/O question, Gabor
• Re: Altera ByteBlaster II schematic, vhdlguy@xxxxxxxxx
• HDLC, George
  • Re: HDLC, HT-Lab
• Grisoft AVG false positve virus detection in Xilinx software., Symon
  • Re: Grisoft AVG false positve virus detection in Xilinx software., Gabor
    • Re: Grisoft AVG false positve virus detection in Xilinx software., Symon
  • Re: Grisoft AVG false positve virus detection in Xilinx software., Brian Drummond
    • Re: Grisoft AVG false positve virus detection in Xilinx software., Symon
      • Re: Grisoft AVG false positve virus detection in Xilinx software., Brian Drummond
      • Re: Grisoft AVG false positve virus detection in Xilinx software., Gabor
      • Re: Grisoft AVG false positve virus detection in Xilinx software., Martin Thompson
• regarding DMA memory to memory copy in NIOS II, BigJamesLau
  • Re: regarding DMA memory to memory copy in NIOS II, Górski Adam
    • Re: regarding DMA memory to memory copy in NIOS II, BigJamesLau
      • Re: regarding DMA memory to memory copy in NIOS II, Górski Adam
  • Re: regarding DMA memory to memory copy in NIOS II, Mark McDougall
• Power Supply Bypassing Presentation, Bob Perlman
• My first Flash FPGA, Antti
  • Re: My first Flash FPGA, Ben Jackson
    • Re: My first Flash FPGA, Antti
    • Re: My first Flash FPGA, Thomas Stanka
  • Re: My first Flash FPGA, Maki
    • Re: My first Flash FPGA, Antti
      • Re: My first Flash FPGA, Maki
• equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera Stratix II GX-90, chaitanyakurmala@xxxxxxxxx
  • Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera Stratix II GX-90, Goli
    • Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera Stratix II GX-90, Gabor
      • Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera Stratix II GX-90, Dave Greenfield
• Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again), Sean Durkin
  • Re: Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again), Symon
    • Re: Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again), Sean Durkin
• FA: Brand New Altera MasterBlaster up on Ebay, Jim Flanagan
• Synplicy and Xilinx - no PAR, FoolsGold
  • Re: Synplicy and Xilinx - no PAR, Mike Treseler
  • Re: Synplicy and Xilinx - no PAR, John_H
    • Re: Synplicy and Xilinx - no PAR, FoolsGold
• Xilinx Spartan 3A/DSP with Coregen 9.2i?, talkb
• buying fpga kits in denmark, deepakvr@xxxxxxxxx
  • Re: buying fpga kits in denmark, comp.arch.fpga
    • Re: buying fpga kits in denmark, John Adair
      • Re: buying fpga kits in denmark, Mike Harrison
• Thoughts about memory controller problems, jack.harvard@xxxxxxxxxxxxxx
  • Re: Thoughts about memory controller problems, PFC
  • Re: Thoughts about memory controller problems, Kevin Neilson
• Endpoint Block Plus v1.5 example design, miriemer
  • <Possible follow-ups>
  • Endpoint Block Plus v1.5 example design, miriemer
• OV7660 CMOS camera, chakra
• Re: Random Number Generation in VHDL, Jonathan Bromley
  • Re: Random Number Generation in VHDL, Jonathan Bromley
  • <Possible follow-ups>
  • Re: Random Number Generation in VHDL, Jonathan Bromley
    • Re: Random Number Generation in VHDL, glen herrmannsfeldt
      • Re: Random Number Generation in VHDL, FPGA
  • Re: Random Number Generation in VHDL, Jonathan Bromley
• Fixedpoint Multiply/Accumulate in DSP48, comp.arch.fpga
  • Re: Fixedpoint Multiply/Accumulate in DSP48, Kevin Neilson
    • Re: Fixedpoint Multiply/Accumulate in DSP48, comp.arch.fpga
      • Re: Fixedpoint Multiply/Accumulate in DSP48, Kevin Neilson
• Initialize RAM in IGLOO, Rgr
  • Re: Initialize RAM in IGLOO, Antti
  • Re: Initialize RAM in IGLOO, Kris Vorwerk
    • Re: Initialize RAM in IGLOO, Antti
• Craignell FPGA DIP Module, John Adair
  • Re: Craignell FPGA DIP Module, Gabor
    • Re: Craignell FPGA DIP Module, Jonathan Bromley
      • Re: Craignell FPGA DIP Module, John Adair
      • Re: Craignell FPGA DIP Module, Tim (one of many)
      • Re: Craignell FPGA DIP Module, Kevin Neilson
      • Re: Craignell FPGA DIP Module, Gavin Scott
• Adaptive Best Practices, Rashida
• Re: problems with Ultra DMA operations with ATA HDD, xiaoxiao008
• problem simulating in modelsim - swiftpli_mti.dll, RK
  • Re: problem simulating in modelsim - swiftpli_mti.dll, motty
  • Re: problem simulating in modelsim - swiftpli_mti.dll, talkb
• Virtex-4 driving a 5V CMOS, fpgauser
  • Re: Virtex-4 driving a 5V CMOS, Uwe Bonnes
  • Re: Virtex-4 driving a 5V CMOS, -jg
    • Re: Virtex-4 driving a 5V CMOS, John Larkin
  • Re: Virtex-4 driving a 5V CMOS, John Adair
  • Re: Virtex-4 driving a 5V CMOS, PFC
• XST_BUFFER_TOO_SMALL, hiroyuki.kawai0914@xxxxxxxxx
• EDK 9.2i install issues in Linux, jaymode
  • Re: EDK 9.2i install issues in Linux, Duane Clark
  • Re: EDK 9.2i install issues in Linux, Jecel
    • Re: EDK 9.2i install issues in Linux, jaymode
• microblaze question, taco
  • Re: microblaze question, Herbert Kleebauer
    • Re: microblaze question, taco
      • Re: microblaze question, mmihai
      • Re: microblaze question, Andreas Ehliar
  • Re: microblaze question, Alan Nishioka
    • Re: microblaze question, taco
• Craignell FPGA DIL Module, John Adair
• How to choose an FPGA for High speed applications, kiransr . ckm
  • Re: How to choose an FPGA for High speed applications, Sean Durkin
  • Re: How to choose an FPGA for High speed applications, Goli
    • Re: How to choose an FPGA for High speed applications, Rajkumar
• Pwm Sine Generation, Marco T.
  • Re: Pwm Sine Generation, Arlet Ottens
    • Re: Pwm Sine Generation, Marco T.
      • Re: Pwm Sine Generation, Symon
      • Re: Pwm Sine Generation, Marco T.
      • Re: Pwm Sine Generation, Arlet Ottens
      • Re: Pwm Sine Generation, Peter Wallace
      • Re: Pwm Sine Generation, John Larkin
• data capture, gil
  • Re: data capture, comp.arch.fpga
• Ballistic chronograph using a Spartan 3E starter board, shadfc
  • Re: Ballistic chronograph using a Spartan 3E starter board, tersono
    • Re: Ballistic chronograph using a Spartan 3E starter board, shadfc
  • Re: Ballistic chronograph using a Spartan 3E starter board, John_H
    • Re: Ballistic chronograph using a Spartan 3E starter board, shadfc
  • Re: Ballistic chronograph using a Spartan 3E starter board, -jg
  • Re: Ballistic chronograph using a Spartan 3E starter board, backhus
• Matlab code in nios processor, sriman
• Re: Converting a ByteBlasterMV into a ByteBlaster II?, vhdlguy@xxxxxxxxx
• Problem with UART EDK 9.2.02i, piotr . nowak21
  • Re: Problem with UART EDK 9.2.02i, Markus
    • Re: Problem with UART EDK 9.2.02i, piotr . nowak21
      • Re: Problem with UART EDK 9.2.02i, piotr . nowak21
      • Re: Problem with UART EDK 9.2.02i, piotr . nowak21
• FPGA decoupling calculation, kislo
  • Re: FPGA decoupling calculation, Symon
    • Re: FPGA decoupling calculation, Uwe Bonnes
      • Re: FPGA decoupling calculation, Symon
      • Re: FPGA decoupling calculation, kislo
    • Re: FPGA decoupling calculation, Marc Battyani
      • Re: FPGA decoupling calculation, Symon
      • Re: FPGA decoupling calculation, Marc Battyani
      • Re: FPGA decoupling calculation, Symon
      • Re: FPGA decoupling calculation, Symon
  • Re: FPGA decoupling calculation, Allan Herriman
    • Re: FPGA decoupling calculation, Uwe Bonnes
    • Re: FPGA decoupling calculation, Symon
  • Re: FPGA decoupling calculation, KJ
    • Re: FPGA decoupling calculation, Hal Murray
  • Re: FPGA decoupling calculation, John Larkin
    • Re: FPGA decoupling calculation, kislo
      • Re: FPGA decoupling calculation, Symon
      • Re: FPGA decoupling calculation, John Larkin
      • Re: FPGA decoupling calculation, kislo
      • Re: FPGA decoupling calculation, John Larkin
      • Re: FPGA decoupling calculation, Hal Murray
      • Re: FPGA decoupling calculation, Falk Brunner
      • Re: FPGA decoupling calculation, Falk Brunner
      • Re: FPGA decoupling calculation, KJ
      • Re: FPGA decoupling calculation, Falk Brunner
      • Re: FPGA decoupling calculation, KJ
      • Re: FPGA decoupling calculation, Falk Brunner
      • Re: FPGA decoupling calculation, KJ
      • Re: FPGA decoupling calculation, Hal Murray
      • Re: FPGA decoupling calculation, KJ
      • Re: FPGA decoupling calculation, John Larkin
      • Re: FPGA decoupling calculation, John Larkin
      • Re: FPGA decoupling calculation, glen herrmannsfeldt
• Altera FPGA, jon
  • <Possible follow-ups>
  • Altera FPGA, jon
• bi-phase decoding, George
  • Re: bi-phase decoding, rickman
    • Re: bi-phase decoding, Peter Alfke
      • Re: bi-phase decoding, Peter Alfke
      • Re: bi-phase decoding, rickman
      • Re: bi-phase decoding, rickman
• How FPGA downconvert Giga SPS ADC data?, fl
  • Re: How FPGA downconvert Giga SPS ADC data?, fl
  • Re: How FPGA downconvert Giga SPS ADC data?, austin
    • Re: How FPGA downconvert Giga SPS ADC data?, chen_yuru888
      • Re: How FPGA downconvert Giga SPS ADC data?, austin
      • Re: How FPGA downconvert Giga SPS ADC data?, fl
      • Re: How FPGA downconvert Giga SPS ADC data?, John_H
• Sparkfun Spartean3e Board, Bob Smith
  • Re: Sparkfun Spartean3e Board, John_H
  • Re: Sparkfun Spartean3e Board, John Adair
  • Re: Sparkfun Spartean3e Board, Ben Jackson
• Re: Drigmorn1 - The Cheapest FPGA Development Board???, Bogdan Paraschiv
• VHDL Micron memorymodel., Bucephalus
  • Re: VHDL Micron memorymodel., Gabor
  • Re: VHDL Micron memorymodel., Jonathan Bromley
    • Re: VHDL Micron memorymodel., Bucephalus
      • Re: VHDL Micron memorymodel., Bucephalus
      • Re: VHDL Micron memorymodel., Jonathan Bromley
      • Re: VHDL Micron memorymodel., John McCaskill
  • Re: VHDL Micron memorymodel., ghelbig
    • Re: VHDL Micron memorymodel., Brian Drummond
• New user of ModelSim XE III v6.2 Starter - problems simulating a simple RAM., Bucephalus
  • Re: New user of ModelSim XE III v6.2 Starter - problems simulating a simple RAM., KJ
    • Re: New user of ModelSim XE III v6.2 Starter - problems simulating a simple RAM., Bucephalus
• Source of accurate frequency, Peter Alfke
  • Re: Source of accurate frequency, MikeShepherd564
  • Re: Source of accurate frequency, Jonathan Bromley
    • Re: Source of accurate frequency, Gavin Scott
  • Re: Source of accurate frequency, John McCaskill
  • Re: Source of accurate frequency, comp.arch.fpga
    • Re: Source of accurate frequency, Uwe Bonnes
      • Re: Source of accurate frequency, Hal Murray
  • Re: Source of accurate frequency, John_H
  • Re: Source of accurate frequency, John_H
  • Re: Source of accurate frequency, Marty Ryba
    • Re: Source of accurate frequency, Peter Alfke
      • Re: Source of accurate frequency, John_H
      • Re: Source of accurate frequency, Hal Murray
      • Re: Source of accurate frequency, David Spencer
      • Re: Source of accurate frequency, Frank Buss
      • Re: Source of accurate frequency, Hal Murray
      • Re: Source of accurate frequency, John_H
      • Re: Source of accurate frequency, Frank Buss
      • Re: Source of accurate frequency, David Spencer
  • Re: Source of accurate frequency, John McCaskill
    • Re: Source of accurate frequency, Hal Murray
  • Re: Source of accurate frequency, Hal Murray
  • Re: Source of accurate frequency, Symon
    • Re: Source of accurate frequency, Symon
  • Re: Source of accurate frequency, Piotr Wyderski
  • Re: Source of accurate frequency, -jg
    • Re: Source of accurate frequency, Peter Alfke
      • Re: Source of accurate frequency, -jg
      • Re: Source of accurate frequency, Hal Murray
      • Re: Source of accurate frequency, Allan Herriman
      • Re: Source of accurate frequency, -jg
      • Re: Source of accurate frequency, Hal Murray
      • Re: Source of accurate frequency, -jg
      • Re: Source of accurate frequency, Allan Herriman
      • Re: Source of accurate frequency, Peter Alfke
      • Re: Source of accurate frequency, Symon
      • Re: Source of accurate frequency, Peter Alfke
  • Re: Source of accurate frequency, John Larkin
• Fuzzy Fixed Point Calculating, gvark
  • Re: Fuzzy Fixed Point Calculating, austin
    • Re: Fuzzy Fixed Point Calculating, austin
      • Re: Fuzzy Fixed Point Calculating, gvark
      • Re: Fuzzy Fixed Point Calculating, Uwe Bonnes
      • Re: Fuzzy Fixed Point Calculating, Symon
      • Re: Fuzzy Fixed Point Calculating, gvark
• [paper]?FIR on GPU,CPU, FPGA, ASIC, Karl
  • Re: ?FIR on GPU,CPU, FPGA, ASIC, Gabor
• Chipscope Inserter to Chipscope Analyzer, Helmut
  • Re: Chipscope Inserter to Chipscope Analyzer, Symon
  • Re: Chipscope Inserter to Chipscope Analyzer, Helmut
• How is FIFO implemented in FPGA and ASIC?, Wei Wang
  • Re: How is FIFO implemented in FPGA and ASIC?, MikeShepherd564
    • Re: How is FIFO implemented in FPGA and ASIC?, Eli Bendersky
      • Re: How is FIFO implemented in FPGA and ASIC?, MikeShepherd564
      • Re: How is FIFO implemented in FPGA and ASIC?, jack.harvard@xxxxxxxxxxxxxx
      • Re: How is FIFO implemented in FPGA and ASIC?, Peter Alfke
      • Re: How is FIFO implemented in FPGA and ASIC?, Falk Brunner
      • Re: How is FIFO implemented in FPGA and ASIC?, Peter Alfke
      • Re: How is FIFO implemented in FPGA and ASIC?, Falk Brunner
      • Re: How is FIFO implemented in FPGA and ASIC?, Hal Murray
      • Re: How is FIFO implemented in FPGA and ASIC?, jack.harvard@xxxxxxxxxxxxxx
      • Re: How is FIFO implemented in FPGA and ASIC?, ghelbig
  • Re: How is FIFO implemented in FPGA and ASIC?, Symon
  • Re: How is FIFO implemented in FPGA and ASIC?, glen herrmannsfeldt
    • Re: How is FIFO implemented in FPGA and ASIC?, Symon
      • Re: How is FIFO implemented in FPGA and ASIC?, Nial Stewart
      • Re: How is FIFO implemented in FPGA and ASIC?, Brian Drummond
• Xpower decoupling network summary, kislo
  • Re: Xpower decoupling network summary, Gabor
• CPLD Pad File, akshat
  • Re: CPLD Pad File, Gabor
• SRL16x2 in Virtex5, winscatt
  • Re: SRL16x2 in Virtex5, Ben Jackson
    • Re: SRL16x2 in Virtex5, winscatt
  • Re: SRL16x2 in Virtex5, John_H
    • Re: SRL16x2 in Virtex5, thomas . streuer
• When will Xilinx Webpack and EDK support Vista/64?, aka
  • Re: When will Xilinx Webpack and EDK support Vista/64?, steve.lass
• Using PECL inputs and PLL's in ProASIC Plus., mlesha
  • Re: Using PECL inputs and PLL's in ProASIC Plus., RCIngham
• Two's complement Coregen gone?, Marty Ryba
  • Re: Two's complement Coregen gone?, Ben Jackson
    • Re: Two's complement Coregen gone?, John McCaskill
  • Re: Two's complement Coregen gone?, Mike Treseler
• Speed of remote JTAG with Quartus jtagd on linux, Ben Jackson
  • Re: Speed of remote JTAG with Quartus jtagd on linux, vaughnbetz
• Xilinx ISE9.2 iMPACT manual, Brad Smallridge
  • Re: Xilinx ISE9.2 iMPACT manual, Gabor
    • Re: Xilinx ISE9.2 iMPACT manual, Brad Smallridge
• Chipscope compatible with Synopsis or Cadence sythesise tools?, Philipp
  • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Jon Beniston
    • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Philipp
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Dwayne Dilbeck
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Ed McGettigan
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Dwayne Dilbeck
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Ed McGettigan
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Dwayne Dilbeck
  • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Jim Wu
    • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Philipp
  • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Duane Clark
    • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Philipp
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Ben Jackson
      • Re: Chipscope compatible with Synopsis or Cadence sythesise tools?, Duane Clark
• Re: seminars, MikeShepherd564
• Re: effect of xray on fpga electronic circuits, RCIngham
  • Re: effect of xray on fpga electronic circuits, austin
  • <Possible follow-ups>
  • Re: effect of xray on fpga electronic circuits, Symon
    • Re: effect of xray on fpga electronic circuits, austin
• help definining a secure SMARTCARD CHIP BASED, USB UNIT, onecard
• Documentation on Insight VIRTEX-E Reference Board, Paul Price
  • Re: Documentation on Insight VIRTEX-E Reference Board, John Adair
    • Re: Documentation on Insight VIRTEX-E Reference Board, Bryan
• Timing Analyzer hangs, internet_checker
• Basic FPGA question about Reset, jey
  • Re: Basic FPGA question about Reset, Symon
    • Re: Basic FPGA question about Reset, jey
      • Re: Basic FPGA question about Reset, Symon
      • Message not available
      • Re: Basic FPGA question about Reset, jey
      • Re: Basic FPGA question about Reset, Dave
      • Re: Basic FPGA question about Reset, ghelbig
      • Re: Basic FPGA question about Reset, austin
      • Re: Basic FPGA question about Reset, Allan Herriman
      • Re: Basic FPGA question about Reset, Allan Herriman
      • Re: Basic FPGA question about Reset, austin
      • Re: Basic FPGA question about Reset, Hal Murray
      • Re: Basic FPGA question about Reset, austin
      • Re: Basic FPGA question about Reset, Mike Treseler
      • Re: Basic FPGA question about Reset, ghelbig
      • Re: Basic FPGA question about Reset, Symon
      • Re: Basic FPGA question about Reset, austin
      • Re: Basic FPGA question about Reset, Hal Murray
      • Re: Basic FPGA question about Reset, Jeff Cunningham
    • Re: Basic FPGA question about Reset, austin
  • Re: Basic FPGA question about Reset, aka
• Quartus II Incremental compilation?, Anuja
  • Re: Quartus II Incremental compilation?, KJ
    • Re: Quartus II Incremental compilation?, Anuja
      • Re: Quartus II Incremental compilation?, glen herrmannsfeldt
• V5-SYSMON : MAX6043 suitable?, biker
  • Re: V5-SYSMON : MAX6043 suitable?, Gabor
    • Re: V5-SYSMON : MAX6043 suitable?, biker
• gaussian filter in Altera FPGA, Dick
  • Re: gaussian filter in Altera FPGA, Enes ERDIN
  • Re: gaussian filter in Altera FPGA, comp.arch.fpga
    • Re: gaussian filter in Altera FPGA, Dick
• Virtex-4 Embedded Tri-Mode Ethernet MAC Wrapper v4.4. 10base-T trouble, life.is.best
• User inputs into Spartan-3E starter board?, shadfc
  • Re: User inputs into Spartan-3E starter board?, John_H
    • Re: User inputs into Spartan-3E starter board?, shadfc
• Question on FPGA, Jatin Bhateja
  • Re: Question on FPGA, austin
    • Re: Question on FPGA, Gabor
• speed... CORDIC vs. pure arithmetic expression, Frater
  • Re: speed... CORDIC vs. pure arithmetic expression, Symon
  • Re: speed... CORDIC vs. pure arithmetic expression, John_H
    • Re: speed... CORDIC vs. pure arithmetic expression, Frater
      • Re: speed... CORDIC vs. pure arithmetic expression, John_H
  • Re: speed... CORDIC vs. pure arithmetic expression, Ben Jackson
  • Re: speed... CORDIC vs. pure arithmetic expression, Andreas Ehliar
    • Re: speed... CORDIC vs. pure arithmetic expression, Frater
      • Re: speed... CORDIC vs. pure arithmetic expression, glen herrmannsfeldt
  • Re: speed... CORDIC vs. pure arithmetic expression, comp.arch.fpga
    • Re: speed... CORDIC vs. pure arithmetic expression, Frater
      • Re: speed... CORDIC vs. pure arithmetic expression, comp.arch.fpga
  • Re: speed... CORDIC vs. pure arithmetic expression, Frater
• help me about this error, sunil
  • Re: help me about this error, ghelbig
• All things ahead, planahead, lecroy7200@xxxxxxxx
• FPGA Configuration using Multiple PROMs, Venkat
• DCR_INTC usage in EDK - where is SR18804?, Jeff Cunningham
  • Re: DCR_INTC usage in EDK - where is SR18804?, Alan Nishioka
• ieee_ proposed library, FPGA
  • Re: ieee_ proposed library, Mike Treseler
  • Re: ieee_ proposed library, Dwayne Dilbeck
  • Re: ieee_ proposed library, HT-Lab
    • Re: ieee_ proposed library, FPGA
      • Re: ieee_ proposed library, FPGA
      • Re: ieee_ proposed library, Jonathan Bromley
      • Re: ieee_ proposed library, FPGA
      • Re: ieee_ proposed library, Jonathan Bromley
      • Re: ieee_ proposed library, FPGA
• FPGA's as DSP's, lm317t
  • Re: FPGA's as DSP's, austin
  • Re: FPGA's as DSP's, filter001
    • Re: FPGA's as DSP's, FPGA
    • Re: FPGA's as DSP's, lm317t
      • Re: FPGA's as DSP's, filter001
  • Re: FPGA's as DSP's, Marc Reinig
• Help! Micriblase + plbv46_pci in Virtex5, axalay
  • Re: Help! Micriblase + plbv46_pci in Virtex5, axalay
    • Re: Help! Micriblase + plbv46_pci in Virtex5, John McCaskill
      • Re: Help! Micriblase + plbv46_pci in Virtex5, axalay
• fpga pin to pin conecting, Zorjak
  • Re: fpga pin to pin conecting, John_H
    • Re: fpga pin to pin conecting, MikeShepherd564
      • Re: fpga pin to pin conecting, Zorjak
      • Re: fpga pin to pin conecting, Symon
      • Re: fpga pin to pin conecting, Zorjak
• sine and cosine wave generation, FPGA
• Debbuging a RISC processor on an FPGA, pg4100
  • Re: Debbuging a RISC processor on an FPGA, HT-Lab
    • Re: Debbuging a RISC processor on an FPGA, pg4100
      • Re: Debbuging a RISC processor on an FPGA, HT-Lab
      • Re: Debbuging a RISC processor on an FPGA, Dwayne Dilbeck
  • Re: Debbuging a RISC processor on an FPGA, Kris Vorwerk
    • Re: Debbuging a RISC processor on an FPGA, pg4100
  • Re: Debbuging a RISC processor on an FPGA, Göran Bilski
    • Re: Debbuging a RISC processor on an FPGA, pg4100
      • Re: Debbuging a RISC processor on an FPGA, -jg
      • Re: Debbuging a RISC processor on an FPGA, Hal Murray
      • Re: Debbuging a RISC processor on an FPGA, Eric Smith
  • Re: Debbuging a RISC processor on an FPGA, Peter Wallace
    • Re: Debbuging a RISC processor on an FPGA, pg4100
• Where has Xilnet gone?, ratemonotonic
  • Re: Where has Xilnet gone?, Siva Velusamy
    • Re: Where has Xilnet gone?, radarman
      • Re: Where has Xilnet gone?, Siva Velusamy
      • Re: Where has Xilnet gone?, ratemonotonic
      • Re: Where has Xilnet gone?, Nico Coesel
• Read/Write SRAM on Spartan3 Starter kit, Nick
  • Re: Read/Write SRAM on Spartan3 Starter kit, Ben Jackson
    • Re: Read/Write SRAM on Spartan3 Starter kit, Dwayne Dilbeck
      • Re: Read/Write SRAM on Spartan3 Starter kit, Nick
• libusb-driver and Spartan3-AN Eval kit woes, benh
• Virtex4 burn-in failure, msn444
  • Re: Virtex4 burn-in failure, BobW
    • Re: Virtex4 burn-in failure, msn444
  • Re: Virtex4 burn-in failure, Rob
  • Re: Virtex4 burn-in failure, Ben Jackson
    • Re: Virtex4 burn-in failure, austin
      • Message not available
      • Re: Virtex4 burn-in failure, mk
      • Re: Virtex4 burn-in failure, Allan Herriman
      • Re: Virtex4 burn-in failure, austin
      • Message not available
      • Re: Virtex4 burn-in failure, austin
• BRAM Readback, biker
  • Re: BRAM Readback, Jochen
    • Re: BRAM Readback, John McCaskill
• Spartan 3AN LVDS I/O, Andy Peters
  • Re: Spartan 3AN LVDS I/O, Andy Peters
  • Re: Spartan 3AN LVDS I/O, Eric Crabill
    • Re: Spartan 3AN LVDS I/O, Eric Crabill
    • Re: Spartan 3AN LVDS I/O, Andy Peters
• opb_emc_v1_10_b, ratemonotonic
  • Re: opb_emc_v1_10_b, John McCaskill
    • Re: opb_emc_v1_10_b, ratemonotonic
      • Re: opb_emc_v1_10_b, John McCaskill
      • Re: opb_emc_v1_10_b, ratemonotonic
• Timing constraints not applied, ISE & SynplifyPro, michel . talon
  • Re: Timing constraints not applied, ISE & SynplifyPro, Mike Treseler
  • Re: Timing constraints not applied, ISE & SynplifyPro, John_H
• Resource utilization broken down by hierarchy?, paragon . john
  • Re: Resource utilization broken down by hierarchy?, Barry
    • Re: Resource utilization broken down by hierarchy?, paragon . john
  • Re: Resource utilization broken down by hierarchy?, Martin Thompson
• FPGA evaluation board with > 32K slices, Philipp
  • Re: FPGA evaluation board with > 32K slices, Philipp
  • Re: FPGA evaluation board with > 32K slices, austin
  • Re: FPGA evaluation board with > 32K slices, John Adair
• setup ETHERNET UDP link suing spartan-3E starter kit, Dilan
  • Re: setup ETHERNET UDP link suing spartan-3E starter kit, bart . hommels
• Is it possible to define an Integer so it could be incremented and return to 0., Pablo
  • Re: Is it possible to define an Integer so it could be incremented and return to 0., Jonathan Bromley
    • Re: Is it possible to define an Integer so it could be incremented and return to 0., ghelbig
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Jonathan Bromley
      • Message not available
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
    • Re: Is it possible to define an Integer so it could be incremented and return to 0., Andy
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., KJ
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., mk
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., KJ
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., KJ
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., KJ
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Andy
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Andy
      • Re: Is it possible to define an Integer so it could be incremented and return to 0., Pablo
• VirtexE LVDS driver, Enes ERDIN
  • Re: VirtexE LVDS driver, MikeShepherd564
• Feedback on Stratix III, supalexh
• Power up Behavior of Virtex5 IOs, Goli
  • Re: Power up Behavior of Virtex5 IOs, Ben Jackson
  • Re: Power up Behavior of Virtex5 IOs, austin
• How to view resource utilization by hierarchy?, paragon . john
• Place-and-Route : Intel vs AMD, Louis
  • Re: Place-and-Route : Intel vs AMD, H. Peter Anvin
    • Re: Place-and-Route : Intel vs AMD, Tommy Thorn
  • Re: Place-and-Route : Intel vs AMD, Gary Pace
    • Re: Place-and-Route : Intel vs AMD, Ben Jackson
    • Re: Place-and-Route : Intel vs AMD, H. Peter Anvin
      • Re: Place-and-Route : Intel vs AMD, Eric Smith
      • Re: Place-and-Route : Intel vs AMD, H. Peter Anvin
      • Re: Place-and-Route : Intel vs AMD, Eric Smith
      • Re: Place-and-Route : Intel vs AMD, glen herrmannsfeldt
• Connecting different FPGAs using LVDS, Enes ERDIN
  • Re: Connecting different FPGAs using LVDS, Peter Alfke
  • Re: Connecting different FPGAs using LVDS, John_H
  • Re: Connecting different FPGAs using LVDS, Enes ERDIN
    • Re: Connecting different FPGAs using LVDS, Enes ERDIN
    • Re: Connecting different FPGAs using LVDS, John_H
• Cant capture data with Chipscope 7.1, Paul
  • Re: Cant capture data with Chipscope 7.1, Duane Clark
  • Re: Cant capture data with Chipscope 7.1, Symon
    • Re: Cant capture data with Chipscope 7.1, Paul
      • Re: Cant capture data with Chipscope 7.1, kkoorndyk
      • Re: Cant capture data with Chipscope 7.1, Paul
      • Re: Cant capture data with Chipscope 7.1, John McCaskill
• Purchasing IC components at a good price, Thuy Pham
  • Re: Purchasing IC components at a good price, MikeShepherd564
    • Re: Purchasing IC components at a good price, Peter Alfke
• Re: cable IV and platform USB cable API now officially public, davide
  • Re: cable IV and platform USB cable API now officially public, Antti
• XAPP924 Doesnt work, ratemonotonic
  • Re: XAPP924 Doesnt work, PFC
    • Re: XAPP924 Doesnt work, ratemonotonic
• Multiple UCF support in Xilinx ISE, maverick
  • Re: Multiple UCF support in Xilinx ISE, Goli
    • Re: Multiple UCF support in Xilinx ISE, Uwe Bonnes
    • Re: Multiple UCF support in Xilinx ISE, steve.lass
  • Re: Multiple UCF support in Xilinx ISE, Allan Herriman
  • Re: Multiple UCF support in Xilinx ISE, Nico Coesel
  • Re: Multiple UCF support in Xilinx ISE, Michael Laajanen
    • Re: Multiple UCF support in Xilinx ISE, Symon
      • Re: Multiple UCF support in Xilinx ISE, Michael Laajanen
• Can you help me about SAS IP core implementing, westspeed
  • Re: Can you help me about SAS IP core implementing, glen herrmannsfeldt
    • Re: Can you help me about SAS IP core implementing, mk
      • Re: Can you help me about SAS IP core implementing, Antti
  • Re: Can you help me about SAS IP core implementing, Antti
• OPB Emac : Sending a frame, Surya
• How to program and initialize Lattice XP devices, rickman
  • Re: How to program and initialize Lattice XP devices, Maki
    • Re: How to program and initialize Lattice XP devices, rickman
      • Re: How to program and initialize Lattice XP devices, Gabor
      • Re: How to program and initialize Lattice XP devices, rickman
• Xilinx ISE 7.1 to 9.2 Width Mismatch, Brad Smallridge
  • Re: Xilinx ISE 7.1 to 9.2 Width Mismatch, Dave
    • Re: Xilinx ISE 7.1 to 9.2 Width Mismatch, Brad Smallridge
• Synthesizing big RAMs, Xin Xiao
  • Re: Synthesizing big RAMs, Kevin Neilson
  • Re: Synthesizing big RAMs, Eric Smith
  • Re: Synthesizing big RAMs, Brad Smallridge
    • Re: Synthesizing big RAMs, Dave
      • Re: Synthesizing big RAMs, Brad Smallridge
      • Re: Synthesizing big RAMs, Xin Xiao
    • Re: Synthesizing big RAMs, Peter Alfke
• Creation of BUGMUX from non clock signals, axr0284
  • Re: Creation of BUGMUX from non clock signals, Kevin Neilson
    • Re: Creation of BUGMUX from non clock signals, John McCaskill
• How to program FPGA permanently?, Vagant
  • Re: How to program FPGA permanently?, Kris Vorwerk
    • Re: How to program FPGA permanently?, Vagant
  • Re: How to program FPGA permanently?, austin
  • Re: How to program FPGA permanently?, John McCaskill
• Identification of FPGA Development Board, koltes
  • Re: Identification of FPGA Development Board, posedge52
    • Re: Identification of FPGA Development Board, koltes
      • Re: Identification of FPGA Development Board, Brian Drummond
  • Re: Identification of FPGA Development Board, Ben Jackson
• MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?, Guru
  • Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?, Joseph Samson
    • Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?, Guru
      • Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?, Joseph Samson
      • Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?, Guru
• Spartan3 vs cyclone, michel . talon
  • Re: Spartan3 vs cyclone, HT-Lab
    • Re: Spartan3 vs cyclone, michel . talon
      • Re: Spartan3 vs cyclone, John Adair
  • Re: Spartan3 vs cyclone, John_H
    • Re: Spartan3 vs cyclone, michel . talon
      • Re: Spartan3 vs cyclone, Nico Coesel
• Using DDR SDRAM as single data rate ..?, posedge52
  • Re: Using DDR SDRAM as single data rate ..?, quark . flavour
    • Re: Using DDR SDRAM as single data rate ..?, posedge52
      • Re: Using DDR SDRAM as single data rate ..?, Gabor
  • Re: Using DDR SDRAM as single data rate ..?, Ben Jackson
  • Re: Using DDR SDRAM as single data rate ..?, Daniel Koethe
  • Re: Using DDR SDRAM as single data rate ..?, ghelbig
    • Re: Using DDR SDRAM as single data rate ..?, Ben Jackson
      • Re: Using DDR SDRAM as single data rate ..?, Gabor
• V5 System Monitor, akshat
• Warning 'clock has been changed', Vagant
  • Re: Warning 'clock has been changed', John McCaskill
  • Re: Warning 'clock has been changed', Gabor
    • Re: Warning 'clock has been changed', Vagant
• Please, help - I have got confused about package type, Vagant
  • Re: Please, help - I have got confused about package type, Symon
    • Re: Please, help - I have got confused about package type, Vagant
  • Re: Please, help - I have got confused about package type, Steve Knapp
• True Dual Port RAM, Colin Hankins
  • Re: True Dual Port RAM, Maki
    • Re: True Dual Port RAM, Colin Hankins
      • Re: True Dual Port RAM, Petrov_101
      • Re: True Dual Port RAM, Maki
• Low Power CPU Implementation, Rgr
  • Re: Low Power CPU Implementation, HT-Lab
  • Re: Low Power CPU Implementation, Andreas Ehliar
    • Re: Low Power CPU Implementation, HT-Lab
  • Re: Low Power CPU Implementation, -jg
• Real examples of metastability causing bugs, Eli Bendersky
  • Re: Real examples of metastability causing bugs, Peter Alfke
    • Re: Real examples of metastability causing bugs, Eli Bendersky
      • Re: Real examples of metastability causing bugs, Symon
      • Re: Real examples of metastability causing bugs, glen herrmannsfeldt
      • Re: Real examples of metastability causing bugs, Andy
      • Re: Real examples of metastability causing bugs, Symon
      • Re: Real examples of metastability causing bugs, Andy
      • Re: Real examples of metastability causing bugs, Thomas Stanka
  • Re: Real examples of metastability causing bugs, MikeShepherd564
    • Re: Real examples of metastability causing bugs, Eli Bendersky
      • Re: Real examples of metastability causing bugs, Allan Herriman
      • Re: Real examples of metastability causing bugs, KJ
      • Re: Real examples of metastability causing bugs, Allan Herriman
      • Re: Real examples of metastability causing bugs, KJ
      • Re: Real examples of metastability causing bugs, Allan Herriman
      • Re: Real examples of metastability causing bugs, Mike Treseler
      • Re: Real examples of metastability causing bugs, Allan Herriman
      • Re: Real examples of metastability causing bugs, Allan Herriman
      • Re: Real examples of metastability causing bugs, Symon
      • Re: Real examples of metastability causing bugs, John McCaskill
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, Symon
  • Re: Real examples of metastability causing bugs, Peter Alfke
    • Re: Real examples of metastability causing bugs, Eli Bendersky
      • Re: Real examples of metastability causing bugs, Peter Alfke
  • Re: Real examples of metastability causing bugs, Mike Treseler
    • Re: Real examples of metastability causing bugs, John_H
    • Re: Real examples of metastability causing bugs, Eli Bendersky
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, glen herrmannsfeldt
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, glen herrmannsfeldt
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Message not available
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, Mike Treseler
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, glen herrmannsfeldt
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, Hal Murray
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, Peter Alfke
      • Re: Real examples of metastability causing bugs, -jg
      • Re: Real examples of metastability causing bugs, Mike Treseler
      • Re: Real examples of metastability causing bugs, Martin Thompson
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, glen herrmannsfeldt
      • Re: Real examples of metastability causing bugs, John_H
      • Re: Real examples of metastability causing bugs, Symon
    • Re: Real examples of metastability causing bugs, Symon
      • Re: Real examples of metastability causing bugs, Mike Treseler
      • Re: Real examples of metastability causing bugs, mk
      • Re: Real examples of metastability causing bugs, Mike Treseler
• passive serial quaestion, Zorjak
  • Re: passive serial quaestion, MikeShepherd564
    • Re: passive serial quaestion, Zorjak
  • Re: passive serial quaestion, Ben Jackson
    • Re: passive serial quaestion, Zorjak
• Re: Core Generators..., Martin Thompson
  • Re: Core Generators..., KJ
• Bad micro blaze behaviour during power off, jeroen . claes
  • Re: Bad micro blaze behaviour during power off, Górski Adam
    • Re: Bad micro blaze behaviour during power off, Górski Adam
  • Re: Bad micro blaze behaviour during power off, Ben Jackson
  • Re: Bad micro blaze behaviour during power off, Sylvain Munaut <SomeOne@xxxxxxxxxxxxxx>
  • Re: Bad micro blaze behaviour during power off, austin
    • Re: Bad micro blaze behaviour during power off, MikeShepherd564
      • Re: Bad micro blaze behaviour during power off, austin
      • Re: Bad micro blaze behaviour during power off, jeroen . claes
  • Re: Bad micro blaze behaviour during power off, Alan Nishioka
    • Re: Bad micro blaze behaviour during power off, jeroen . claes
• Frame Transmission using Ethernet Lite, Surya
• Processor in CPLD, Rgr
  • Re: Processor in CPLD, Uwe Bonnes
  • Re: Processor in CPLD, John_H
    • Re: Processor in CPLD, Rgr
      • Re: Processor in CPLD, John_H
      • Re: Processor in CPLD, -jg
  • Re: Processor in CPLD, Jecel
  • Re: Processor in CPLD, Kris Vorwerk
  • Re: Processor in CPLD, Herbert Kleebauer
  • Re: Processor in CPLD, Andreas Ehliar
    • Re: Processor in CPLD, Ben Jackson
    • Re: Processor in CPLD, Rgr
• Viterbi Decoder, sarah . stregel
• MicroBlaze floating point precision issues, JD Newcomb
  • Re: MicroBlaze floating point precision issues, John Williams
    • Re: MicroBlaze floating point precision issues, JD Newcomb
  • Re: MicroBlaze floating point precision issues, Arlet Ottens
  • Re: MicroBlaze floating point precision issues, glen herrmannsfeldt
    • Re: MicroBlaze floating point precision issues, JD Newcomb
      • Re: MicroBlaze floating point precision issues, glen herrmannsfeldt
• Xilinx MIG onm Solaris, Michael Laajanen
  • Re: Xilinx MIG onm Solaris, John Schmitz
    • Re: Xilinx MIG onm Solaris, Michael Laajanen
• Compilation of Plasma SW under Linux, Wojciech Zabolotny
  • Re: Compilation of Plasma SW under Linux, Steven Derrien
  • Re: Compilation of Plasma SW under Linux, Tommy Thorn
• How to connect a LED with a clock?, Vagant
  • Re: How to connect a LED with a clock?, MikeShepherd564
    • Re: How to connect a LED with a clock?, Vagant
      • Re: How to connect a LED with a clock?, Guenter Dannoritzer
      • Re: How to connect a LED with a clock?, Vagant
      • Re: How to connect a LED with a clock?, jara
      • Re: How to connect a LED with a clock?, Vagant
      • Re: How to connect a LED with a clock?, MikeShepherd564
      • Re: How to connect a LED with a clock?, Vagant
      • Re: How to connect a LED with a clock?, MikeShepherd564
      • Re: How to connect a LED with a clock?, Vagant
• conversion problem, FPGA
  • Re: conversion problem, KJ
  • Re: conversion problem, Jonathan Bromley
    • Re: conversion problem, FPGA
      • Re: conversion problem, KJ
• Spartan 3E Sarter Kit Ethernet, Pavel.Schukin@xxxxxxxxx
  • Re: Spartan 3E Sarter Kit Ethernet, quark . flavour
  • Re: Spartan 3E Sarter Kit Ethernet, posedge52
    • Re: Spartan 3E Sarter Kit Ethernet, Arlet Ottens
      • Re: Spartan 3E Sarter Kit Ethernet, Nico Coesel
      • Re: Spartan 3E Sarter Kit Ethernet, Arlet Ottens
  • Re: Spartan 3E Sarter Kit Ethernet, Siva Velusamy
• integer to binary conversion, FPGA
  • Re: integer to binary conversion, KJ
    • Re: integer to binary conversion, FPGA
      • Re: integer to binary conversion, KJ
• about "tri-states data bus" problem 选项, captain
  • Re: about "tri-states data bus" problem ??, Mike Treseler
• MPMC On EDK, ratemonotonic
  • Re: MPMC On EDK, Daniel Koethe
    • Re: MPMC On EDK, ratemonotonic
      • Re: MPMC On EDK, Daniel Koethe
      • Re: MPMC On EDK, ratemonotonic
• Cyclone II short-circuit failure mode, edaudio2000@xxxxxxxxxxx
  • Re: Cyclone II short-circuit failure mode, John_H
    • Re: Cyclone II short-circuit failure mode, edaudio2000@xxxxxxxxxxx
      • Re: Cyclone II short-circuit failure mode, Andy Botterill
• DDR SDRAM demo for Spartan-3E starter kit?, posedge52
  • Re: DDR SDRAM demo for Spartan-3E starter kit?, jb
    • Re: DDR SDRAM demo for Spartan-3E starter kit?, posedge52
      • Re: DDR SDRAM demo for Spartan-3E starter kit?, jb
      • Re: DDR SDRAM demo for Spartan-3E starter kit?, quark . flavour
  • Re: DDR SDRAM demo for Spartan-3E starter kit?, ratemonotonic
  • Re: DDR SDRAM demo for Spartan-3E starter kit?, quark . flavour
    • Re: DDR SDRAM demo for Spartan-3E starter kit?, jb
      • Re: DDR SDRAM demo for Spartan-3E starter kit?, quark . flavour
      • Re: DDR SDRAM demo for Spartan-3E starter kit?, jb
      • Re: DDR SDRAM demo for Spartan-3E starter kit?, quark . flavour
• rbt to C array, Habib Bouaziz-Viallet
  • Re: rbt to C array, John Larkin
• Re: xilinx v5 configeration problem, richard_hein
• question on AND, FPGA
  • Re: question on AND, Mike Treseler
    • Re: question on AND, FPGA
      • Re: question on AND, KJ
      • Re: question on AND, KJ
      • Re: question on AND, FPGA
      • Re: question on AND, pdudley1@xxxxxxxxxxx
      • Re: question on AND, FPGA
      • Re: question on AND, Andy
• XPS MPMC, ratemonotonic
  • Re: XPS MPMC, austin
    • Re: XPS MPMC, ratemonotonic
      • Re: XPS MPMC, austin
• Vendors of FPGA's, T.Hansen
  • Re: Vendors of FPGA's, austin
    • Re: Vendors of FPGA's, Gabor
    • Re: Vendors of FPGA's, T.Hansen
  • Re: Vendors of FPGA's, posedge52
• What does this do ?, iqbalmuh
  • Re: What does this do ?, backhus
    • Re: What does this do ?, kays_f
• Ethernet on recent FPGAs, Pat Magnits
  • Re: Ethernet on recent FPGAs, Nico Coesel
    • Re: Ethernet on recent FPGAs, Uwe Bonnes
      • Re: Ethernet on recent FPGAs, Nico Coesel
  • Re: Ethernet on recent FPGAs, Symon
  • Re: Ethernet on recent FPGAs, Ben Jackson
    • Re: Ethernet on recent FPGAs, Nico Coesel
      • Re: Ethernet on recent FPGAs, MikeShepherd564
      • Re: Ethernet on recent FPGAs, Nico Coesel
      • Re: Ethernet on recent FPGAs, MikeShepherd564
      • Re: Ethernet on recent FPGAs, John McCaskill
      • Re: Ethernet on recent FPGAs, MikeShepherd564
      • Re: Ethernet on recent FPGAs, John McCaskill
      • Re: Ethernet on recent FPGAs, MikeShepherd564
      • Re: Ethernet on recent FPGAs, John McCaskill
      • Re: Ethernet on recent FPGAs, posedge52
      • Re: Ethernet on recent FPGAs, H. Peter Anvin
• Differential output drive-strength in spartan-3, jonpry
  • Re: Differential output drive-strength in spartan-3, austin
    • Re: Differential output drive-strength in spartan-3, jonpry
      • Re: Differential output drive-strength in spartan-3, austin
      • Re: Differential output drive-strength in spartan-3, jonpry
      • Re: Differential output drive-strength in spartan-3, austin
      • Re: Differential output drive-strength in spartan-3, MikeShepherd564
• Re: TechXclusives from Xilinx, Andy
• Area group constraint, axr0284
• Camera connection on XUPV2P, MJ Pearson
  • Re: Camera connection on XUPV2P, Gabor
    • Re: Camera connection on XUPV2P, mh
      • Re: Camera connection on XUPV2P, MJ Pearson
      • Re: Camera connection on XUPV2P, Gabor
      • Re: Camera connection on XUPV2P, MJ Pearson
      • Re: Camera connection on XUPV2P, Gabor
      • Re: Camera connection on XUPV2P, mh
      • Re: Camera connection on XUPV2P, MJ Pearson
      • Re: Camera connection on XUPV2P, Gabor
      • Re: Camera connection on XUPV2P, MJ Pearson
      • Re: Camera connection on XUPV2P, Gabor
      • Re: Camera connection on XUPV2P, MJ Pearson
• WebPack on GNU/Linux, Habib Bouaziz-Viallet
  • Re: WebPack on GNU/Linux, Arlet Ottens
    • Re: WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: WebPack on GNU/Linux, Arlet Ottens
      • Re: WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: WebPack on GNU/Linux, Arlet Ottens
      • Re: WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: WebPack on GNU/Linux, Uwe Bonnes
      • Re: [Resolved]WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: [Resolved]WebPack on GNU/Linux, Brian Drummond
      • Re: [Resolved]WebPack on GNU/Linux, Habib Bouaziz-Viallet
    • Re: WebPack on GNU/Linux, Andreas Ehliar
      • Re: WebPack on GNU/Linux, Arlet Ottens
      • Re: WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: WebPack on GNU/Linux, Arlet Ottens
      • Re: WebPack on GNU/Linux, Habib Bouaziz-Viallet
      • Re: WebPack on GNU/Linux, Ben Jackson
• Xilinx, How to generate PAD file, from the UCF file, Goli
  • Re: Xilinx, How to generate PAD file, from the UCF file, Jim Wu
  • Re: Xilinx, How to generate PAD file, from the UCF file, Kevin Neilson
    • Re: Xilinx, How to generate PAD file, from the UCF file, Goli
• OpenCores tracker and forum doesn't work?, wzab
  • Re: OpenCores tracker and forum doesn't work?, John McCaskill
• Looking for used spartan3 fpga board, Thuy Pham
• spartan 3e JTAG programming, katherine
  • Re: spartan 3e JTAG programming, austin
• Free Seminar on SystemVerilog, Bangalore Jan 5th, cvc.training@xxxxxxxxx
• Where are the LCD or OLED bitmapped displays?, Peter Alfke
  • Re: Where are the LCD or OLED bitmapped displays?, DJ Delorie
  • Re: Where are the LCD or OLED bitmapped displays?, Frank Buss
    • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, Frank Buss
      • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, Nico Coesel
      • Re: Where are the LCD or OLED bitmapped displays?, John_H
      • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, Brian Davis
      • Re: Where are the LCD or OLED bitmapped displays?, Frank Buss
      • Re: Where are the LCD or OLED bitmapped displays?, Brian Davis
      • Re: Where are the LCD or OLED bitmapped displays?, Frank Buss
      • Re: Where are the LCD or OLED bitmapped displays?, John Larkin
      • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, John Larkin
      • Re: Where are the LCD or OLED bitmapped displays?, Hal Murray
      • Re: Where are the LCD or OLED bitmapped displays?, John_H
  • Re: Where are the LCD or OLED bitmapped displays?, John Larkin
    • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, Allan Herriman
  • Re: Where are the LCD or OLED bitmapped displays?, Eric Smith
    • Re: Where are the LCD or OLED bitmapped displays?, John Larkin
    • Re: Where are the LCD or OLED bitmapped displays?, Gavin Scott
  • Re: Where are the LCD or OLED bitmapped displays?, -jg
    • Re: Where are the LCD or OLED bitmapped displays?, Peter Alfke
      • Re: Where are the LCD or OLED bitmapped displays?, -jg
    • Re: Where are the LCD or OLED bitmapped displays?, DJ Delorie
  • Re: Where are the LCD or OLED bitmapped displays?, Nico Coesel
    • Re: Where are the LCD or OLED bitmapped displays?, jcr_alr
• Split Plane, maxascent
  • Re: Split Plane, Symon
    • Re: Split Plane, glen herrmannsfeldt
  • Re: Split Plane, John Larkin
    • Re: Split Plane, John_H
      • Message not available
      • Re: Split Plane, Symon
      • Re: Split Plane, Nico Coesel
      • Re: Split Plane, Symon
      • Re: Split Plane, John_H
      • Re: Split Plane, glen herrmannsfeldt
      • Re: Split Plane, John Larkin
      • Re: Split Plane, Symon
      • Re: Split Plane, John Larkin
      • Re: Split Plane, Symon
      • Re: Split Plane, Symon
      • Re: Split Plane, John Larkin
      • Re: Split Plane, Symon
  • Re: Split Plane, vasile
    • Re: Split Plane, Brian Drummond
    • Re: Split Plane, glen herrmannsfeldt
      • Re: Split Plane, John_H
      • Re: Split Plane, glen herrmannsfeldt
      • Re: Split Plane, John_H
      • Re: Split Plane, glen herrmannsfeldt
      • Re: Split Plane, Symon
      • Re: Split Plane, glen herrmannsfeldt
      • Re: Split Plane, Symon
      • Re: Split Plane, glen herrmannsfeldt
• no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02, ata
  • Re: no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02, Bryan
    • Re: no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02, ata
• Re: State machine with stack to implement "subroutines", Brian Drummond
  • <Possible follow-ups>
  • Re: State machine with stack to implement "subroutines", Mike Treseler
• Re: JTAG chain detects Xilinx FPGA XCV150 instead of XC2S150..., Mir
• Sparkfun FPGA board ?, Bob Smith
  • Re: Sparkfun FPGA board ?, RedskullDC
  • Re: Sparkfun FPGA board ?, John Adair
  • Re: Sparkfun FPGA board ?, Petter Gustad

• Security
• UNIX
• Linux
• Coding
• Usenet

• Archive
• About
• Privacy
• Search
• Imprint

newsgroups.derkeiler.com  > Archive  > Comp  > comp.arch.fpga  > 2008-01