Re: FPGA not in boundary scan


And yes, I have exactly set up this connections to the FPGA board which should be fine but there is still just this one CPLD in my boundary scan!

Alright, my mistake. Actually there is another JTAG interface hiden between the two boards. With this one it should work.

Sorry for the confusion!
.

Relevant Pages

  • Re: FPGA not in boundary scan
    ... should be fine but there is still just this one CPLD in my boundary scan! ... Alright, my mistake. ... Hunting! ...
    (comp.arch.fpga)
  • Re: Speed of Light
    ... > Alright now, c'mon. ... > theory when I was 17 during my AP Chemistry class. ... > we've never even learned about four-vector and rest mass. ... > doesn't have a mistake, then apparently there's a mistake in one of ...
    (sci.physics)
  • Re: *p++ = *q++ undefined? why?
    ... (Confession: I very nearly made ... the same mistake.) ... Alright, modify the assumption to: ...
    (comp.lang.c)
  • Re: *p++ = *q++ undefined? why?
    ... (Confession: I very nearly made ... the same mistake.) ... Alright, modify the assumption to: ...
    (comp.lang.c)