comp.arch.fpga

• Thread Index

---

• Re: Capability of a FPGA device.
  • From: Jim Granville
• Re: FPGA vs ASIC
  • From: Peter Alfke
• Re: Is it possible to debug a vhdl design over jtag?
  • From: Mike Treseler
• Re: FPGA vs ASIC
  • From: Ray Andraka
• Re: Capability of a FPGA device.
  • From: John_H
• Re: Is it possible to debug a vhdl design over jtag?
  • From: MM
• Re: xilinx bmm file problem
  • From: Antti
• Spartan-3E display developpement kit
  • From: bhb
• Re: Updating my bookshelf
  • From: RCIngham
• Re: Capability of a FPGA device.
  • From: Antti
• Re: Updating my bookshelf
  • From: Gabor
• Capability of a FPGA device.
  • From: MMJ
• xilinx bmm file problem
  • From: taco
• Re: FPGA vs ASIC
  • From: mk
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: HELP, how to time constraint part of a design?
  • From: llombard
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Mike Lewis
• Re: Is it possible to debug a vhdl design over jtag?
  • From: Andy
• Re: Is it possible to debug a vhdl design over jtag?
  • From: morphiend
• ERROR:Simulator:222 - Generated C++ compilation was unsuccessful
  • From: ogrenci
• Re: Is it possible to debug a vhdl design over jtag?
  • From: comp.arch.fpga
• Re: Is it possible to debug a vhdl design over jtag?
  • From: Antti
• Is it possible to debug a vhdl design over jtag?
  • From: Pablo
• Re: IDE to Flash memory
  • From: Antti
• Weird behavior : Altera DE2, C++, For loops, SRAM
  • From: sendthis
• Re: IDE to Flash memory
  • From: Franck
• Re: FPGA vs ASIC
  • From: Kim Enkovaara
• Re: FPGA vs ASIC
  • From: Thomas Stanka
• Re: Updating my bookshelf
  • From: Mike Treseler
• Re: FPGA vs ASIC
  • From: mk
• Re: FPGA vs ASIC
  • From: mk
• Re: builing a SPI interface in vhdl
  • From: techG
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Ray Andraka
• Re: debugging ppc + mb
  • From: John Williams
• Re: debugging ppc + mb
  • From: Vasanth Asokan
• Re: FPGA vs ASIC
  • From: Thomas Stanka
• Re: FPGA vs ASIC
  • From: Thomas Stanka
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Andrew FPGA
• debugging ppc + mb
  • From: me_2003
• Re: Power supply filter capacitors
  • From: glen herrmannsfeldt
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Eric Smith
• Re: Power supply filter capacitors
  • From: glen herrmannsfeldt
• Re: X3100A design with Synplify 8.8 and foundation 1.5 possible?
  • From: Antti
• Re: FPGA vs ASIC
  • From: glen herrmannsfeldt
• Re: Updating my bookshelf : looking for recommendations
  • From: Nicolas Matringe
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: Xilinx, MIG, UCF: timing constraints for DDR2 DRAM
  • From: Simon Heinzle
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: dbd
• Re: FPGA vs ASIC
  • From: mk
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: John McCaskill
• Updating my bookshelf
  • From: Nicolas Matringe
• Re: FPGA vs ASIC
  • From: Andy
• Re: Xilinx, MIG, UCF: timing constraints for DDR2 DRAM
  • From: Simon Heinzle
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: John_H
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: RCIngham
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: HT-Lab
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: RCIngham
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: morphiend
• Re: FPGA vs ASIC
  • From: Philip Potter
• Re: FFT for an arbitrary number of points (not power of 2)
  • From: Andy Botterill
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Wei Wang
• X3100A design with Synplify 8.8 and foundation 1.5 possible?
  • From: Antti
• Re: kicad or orcad virtex5 symbol
  • From: colin
• Re: registers are not shown in waveform (xilinx microblaze)
  • From: Göran Bilski
• Re: IDE to Flash memory
  • From: Antti
• Re: FPGA Configuration
  • From: Antti
• IDE to Flash memory
  • From: Franck
• FFT for an arbitrary number of points (not power of 2)
  • From: Patrick Dubois
• Re: FPGA Configuration
  • From: Thomas Stanka
• Re: builing a SPI interface in vhdl
  • From: futzy . r
• Re: Xilinx, MIG, UCF: timing constraints for DDR2 DRAM
  • From: Eric Crabill
• Re: Signetics N82F101F
  • From: Jim Granville
• Re: registers are not shown in waveform (xilinx microblaze)
  • From: Mike Treseler
• Re: 2 FPGAs /w programming FLASH in one JTAG chain
  • From: David Spencer
• Re: FPGA vs ASIC
  • From: Andrew FPGA
• Re: FPGA Configuration
  • From: Andy
• Re: FPGA Configuration
  • From: KJ
• Re: Bitfile checking
  • From: Antti
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Eric Smith
• Re: FPGA Configuration
  • From: John_H
• Re: Power supply filter capacitors
  • From: Jim Granville
• Re: Bitfile checking
  • From: Ed McGettigan
• Re: FPGA Configuration
  • From: Symon
• Re: FPGA Configuration
  • From: Peter Alfke
• Re: FPGA vs ASIC
  • From: mk
• Re: FPGA vs ASIC
  • From: Philip Potter
• Xilinx, MIG, UCF: timing constraints for DDR2 DRAM
  • From: Simon Heinzle
• Re: kicad or orcad virtex5 symbol
  • From: schsym
• Re: 2 FPGAs /w programming FLASH in one JTAG chain
  • From: Uwe Bonnes
• registers are not shown in waveform (xilinx microblaze)
  • From: dartanian
• Re: Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Antti
• Re: 3 input adder in Spartan 3E
  • From: MGT78000
• Re: Bitfile checking
  • From: Antti
• Re: FPGA Configuration
  • From: MikeShepherd564
• Is it possible to check how cache memories are mapped to FPGA block rams?
  • From: Wei Wang
• Re: Bitfile checking
  • From: Ed McGettigan
• Re: 2 FPGAs /w programming FLASH in one JTAG chain
  • From: Patrick Dubois
• Re: FPGA Configuration
  • From: Peter Alfke
• Re: XMD with CableServer OR remote EDK solution
  • From: Petter Gustad
• 2 FPGAs /w programming FLASH in one JTAG chain
  • From: Toni Merwec
• Re: XMD with CableServer OR remote EDK solution
  • From: Antti
• Re: Xilinx xflow for the ISE Quickstart Tutorial project?
  • From: John Retta
• How to make sure processor memories have been correctly mapped onto block ram on fpga?
  • From: Wei Wang
• Re: Changing refresh rate for DRAM while in operation?
  • From: Andy
• Re: Signetics N82F101F
  • From: tagough@xxxxxxxxx
• Re: XMD with CableServer OR remote EDK solution
  • From: Patrick Dubois
• Re: Power supply filter capacitors
  • From: Rob
• Re: Power supply filter capacitors
  • From: Nevo
• Re: Power supply filter capacitors
  • From: Nevo
• Re: FPGA Configuration
  • From: MikeShepherd564
• Re: Power supply filter capacitors
  • From: Nevo
• Re: Power supply filter capacitors
  • From: Nevo
• Re: FPGA Configuration
  • From: Antti
• FPGA Configuration
  • From: vlsi_freak
• Final CFP: 2008 International Workshop on Multi-Core Computing Systems
  • From: Sabri . Pllana
• Re: Xilinx xflow for the ISE Quickstart Tutorial project?
  • From: Bob Smith
• Re: Xilinx xflow for the ISE Quickstart Tutorial project?
  • From: John Retta
• Xilinx xflow for the ISE Quickstart Tutorial project?
  • From: Bob Smith
• Re: Power supply filter capacitors
  • From: Jim Granville
• Re: Power supply filter capacitors
  • From: MikeShepherd564
• Re: Power supply filter capacitors
  • From: PeteS
• Re: FPGA vs ASIC
  • From: Andrew FPGA
• Re: Power supply filter capacitors
  • From: Jim Granville
• Re: Power supply filter capacitors
  • From: Rob
• Re: Power supply filter capacitors
  • From: John_H
• Re: Power supply filter capacitors
  • From: Frank Buss
• Re: Power supply filter capacitors
  • From: Frank Buss
• Re: Power supply filter capacitors
  • From: Nevo
• Re: Power supply filter capacitors
  • From: Brian Drummond
• Re: Power supply filter capacitors
  • From: Symon
• Re: total equivalent gate count
  • From: austin
• Re: Power supply filter capacitors
  • From: John_H
• Re: How to use an internal signal in a testbench...
  • From: Jonathan Bromley
• Re: FPGA vs ASIC
  • From: mk
• Re: How to use an internal signal in a testbench...
  • From: motty
• Re: Selecting I/O pins
  • From: David Spencer
• Re: Power supply filter capacitors
  • From: Nevo
• Re: Selecting I/O pins
  • From: John Retta
• HPCNCS-08 Call for papers
  • From: john
• Re: Power supply filter capacitors
  • From: Nevo
• Re: Power supply filter capacitors
  • From: Nevo
• total equivalent gate count
  • From: nagaraj
• Re: Xilinx Isolate circuitry
  • From: Brian Drummond
• Selecting I/O pins
  • From: Ved
• Re: Bitfile checking
  • From: MikeShepherd564
• Re: Power supply filter capacitors
  • From: MikeShepherd564
• Re: Bitfile checking
  • From: Antti
• Bitfile checking
  • From: Walters
• Re: Power supply filter capacitors
  • From: glen herrmannsfeldt
• Re: Changing refresh rate for DRAM while in operation?
  • From: glen herrmannsfeldt
• Re: How to use an internal signal in a testbench...
  • From: Jonathan Bromley
• Re: FPGA vs ASIC
  • From: Thomas Stanka
• How to use an internal signal in a testbench...
  • From: motty
• Re: Xilinx Isolate circuitry
  • From: Symon
• Re: fgpa beginner
  • From: Eric Smith
• Re: FPGA vs ASIC
  • From: Jecel
• Re: Xilinx Isolate circuitry
  • From: KJ
• Re: Xilinx Isolate circuitry
  • From: David Spencer
• Re: Power supply filter capacitors
  • From: MikeShepherd564
• Re: XMD with CableServer OR remote EDK solution
  • From: Antti
• Re: Power supply filter capacitors
  • From: glen herrmannsfeldt
• Re: is Quartus 7.1 really that S*** !?
  • From: Jim Granville
• Re: Signetics N82F101F
  • From: Jim Granville
• Xilinx Isolate circuitry
  • From: Berk Birand
• Re: FPGA vs ASIC
  • From: John_H
• Re: MPMC2 NPI Help!
  • From: MM
• Re: Signetics N82F101F
  • From: Andy
• Re: FPGA vs ASIC
  • From: Jonathan Bromley
• Re: FPGA vs ASIC
  • From: fpgabuilder
• Re: FPGA vs ASIC
  • From: Ray Andraka
• Re: FPGA vs ASIC
  • From: Jonathan Bromley
• XMD with CableServer OR remote EDK solution
  • From: Patrick Dubois
• Re: is Quartus 7.1 really that S*** !?
  • From: Antti
• Re: HELP, how to time constraint part of a design?
  • From: Brian Drummond
• Re: is Quartus 7.1 really that S*** !?
  • From: fpgabuilder
• FPGA vs ASIC
  • From: fpgabuilder
• Re: is Quartus 7.1 really that S*** !?
  • From: Antti
• Re: MPMC2 NPI Help!
  • From: motty
• Re: is Quartus 7.1 really that S*** !?
  • From: fpgabuilder
• Re: Power supply filter capacitors
  • From: MikeShepherd564
• Re: Power supply filter capacitors
  • From: Gabor
• Re: Power supply filter capacitors
  • From: Nevo
• "SPI indirect" programming for any FPGA/CPLD
  • From: Antti
• Re: Actel Cortex FPGAs, real change of ARM licensing - 0.000 cost to user!!!
  • From: Antti
• Re: MPMC2 NPI Help!
  • From: Guru
• Re: builing a SPI interface in vhdl
  • From: Guru
• Re: fgpa beginner
  • From: Vagant
• Re: is Quartus 7.1 really that S*** !?
  • From: Antti
• Re: MGT
  • From: shakith . fernando
• Re: fgpa beginner
  • From: svenand
• Re: Power supply filter capacitors
  • From: Chris Maryan
• Re: fgpa beginner
  • From: Mark McDougall
• Re: is Quartus 7.1 really that S*** !?
  • From: Mark McDougall
• Re: compile EDIF(generated by Celoxica DK4) using Quartus II
  • From: Subroto Datta
• Power supply filter capacitors
  • From: Nevo
• Re: compile EDIF(generated by Celoxica DK4) using Quartus II
  • From: Mike Treseler
• Re: Changing refresh rate for DRAM while in operation?
  • From: glen herrmannsfeldt
• Re: builing a SPI interface in vhdl
  • From: Ray Andraka
• Re: is Quartus 7.1 really that S*** !?
  • From: Tommy Thorn
• Re: Signetics N82F101F
  • From: Jim Granville
• Question about the clocks power in XPower.
  • From: Rebecca
• fgpa beginner
  • From: tirsys
• Re: Paper about selecting fixed point bit widths?
  • From: Marc Reinig
• Re: Actel Cortex FPGAs, real change of ARM licensing - 0.000 cost to user!!!
  • From: martin_pager
• Re: ISE PACE Question
  • From: Gabor
• Re: MPMC2 NPI Help!
  • From: motty
• Re: builing a SPI interface in vhdl
  • From: Joseph Samson
• ISE PACE Question
  • From: rg . jones
• Re: xilinx spi flash programming
  • From: Stef
• Re: HELP, how to time constraint part of a design?
  • From: llombard
• compile EDIF(generated by Celoxica DK4) using Quartus II
  • From: lyfieryflame
• Re: MPMC2 NPI Help!
  • From: sovan
• Re: MGT
  • From: MM
• Re: MGT
  • From: MM
• Re: MPMC2 NPI Help!
  • From: motty
• Re: Changing refresh rate for DRAM while in operation?
  • From: Andy
• Signetics N82F101F
  • From: tagough@xxxxxxxxx
• Re: is Quartus 7.1 really that S*** !?
  • From: Antti
• Re: xilinx spi flash programming
  • From: Antti
• Re: xilinx spi flash programming
  • From: colin
• Re: LEDs, buttons and LCD
  • From: Vagant
• Re: Nios II, ThreadX, NetX
  • From: Nial Stewart
• Re: LEDs, buttons and LCD
  • From: Vagant
• Re: xilinx spi flash programming
  • From: Stef
• is Quartus 7.1 really that S*** !?
  • From: Antti
• Re: xilinx spi flash programming
  • From: Antti
• Re: Paper about selecting fixed point bit widths?
  • From: Florian Stock
• Re: MPMC2 NPI Help!
  • From: Guru
• Re: xilinx spi flash programming
  • From: Stef
• Re: builing a SPI interface in vhdl
  • From: RCIngham
• Re: xilinx spi flash programming
  • From: Antti
• xilinx spi flash programming
  • From: colin
• Re: MGT
  • From: shakith . fernando
• Re: MPMC2 NPI Help!
  • From: sovan
• Re: builing a SPI interface in vhdl
  • From: Mark McDougall
• builing a SPI interface in vhdl
  • From: techG
• Re: Changing refresh rate for DRAM while in operation?
  • From: Ray Andraka
• Re: Changing refresh rate for DRAM while in operation?
  • From: Ray Andraka
• Re: Changing refresh rate for DRAM while in operation?
  • From: Jim Granville
• Re: MPMC2 NPI Help!
  • From: MM
• Re: Programming Atmel dataflash with xilinx impact
  • From: Stef
• MPMC2 NPI Help!
  • From: motty
• Re: Changing refresh rate for DRAM while in operation?
  • From: glen herrmannsfeldt
• Re: Changing refresh rate for DRAM while in operation?
  • From: Jonathan Bromley
• Re: Changing refresh rate for DRAM while in operation?
  • From: Jonathan Bromley
• Re: LEDs, buttons and LCD
  • From: Eric Crabill
• Re: Paper about selecting fixed point bit widths?
  • From: Duane Clark
• Re: Addresses of subsystems
  • From: John McCaskill
• Re: Programming Atmel dataflash with xilinx impact
  • From: Antti
• Re: LEDs, buttons and LCD
  • From: DialTone
• Re: Addresses of subsystems
  • From: Noway2
• Re: Changing refresh rate for DRAM while in operation?
  • From: Peter Alfke
• Re: MGT
  • From: MM
• Paper about selecting fixed point bit widths?
  • From: paragon . john
• Re: Addresses of subsystems
  • From: John McCaskill
• MGT
  • From: shakith . fernando
• Re: Addresses of subsystems
  • From: Vagant
• Re: Addresses of subsystems
  • From: Vagant
• Re: Addresses of subsystems
  • From: John McCaskill
• Re: Changing refresh rate for DRAM while in operation?
  • From: Gabor
• Re: LEDs, buttons and LCD
  • From: Vagant
• Re: Addresses of subsystems
  • From: Noway2
• Multilinx and chipscope
  • From: michel . talon
• Re: Addresses of subsystems
  • From: Vagant
• Programming Atmel dataflash with xilinx impact
  • From: Stef
• Re: Addresses of subsystems
  • From: MikeShepherd564
• Re: Addresses of subsystems
  • From: Vagant
• Re: Addresses of subsystems
  • From: RCIngham
• Re: LEDs, buttons and LCD
  • From: spartan3wiz
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Nial Stewart
• Re: Changing refresh rate for DRAM while in operation?
  • From: Hal Murray
• Addresses of subsystems
  • From: Vagant
• Re: Changing refresh rate for DRAM while in operation?
  • From: Jonathan Bromley
• Re: Changing refresh rate for DRAM while in operation?
  • From: Antti
• Re: Changing refresh rate for DRAM while in operation?
  • From: Peter Alfke
• Re: ERROR:NgdBuild:604 with user ipcore
  • From: ARRON
• Re: Changing refresh rate for DRAM while in operation?
  • From: David Spencer
• Re: Changing refresh rate for DRAM while in operation?
  • From: MikeShepherd564
• Re: microprocessor on fpga problems
  • From: Wei Wang
• XPS FIFO PLB device problems... (verilog)
  • From: andrea . pellegrini
• Which demo board
  • From: Giki
• XILINX CDs
  • From: ola@xxxxxxx
• Re: Nios II, ThreadX, NetX Anyone?
  • From: Antti
• Re: Protecting slices from GLOBAL_LOGIC0/GLOBAL_LOGIC1 usage?
  • From: Markus
• Re: microprocessor on fpga problems
  • From: Antti
• Re: ISE or EDK?
  • From: MM
• Re: Alter RBF Compression
  • From: jtang
• Re: microprocessor on fpga problems
  • From: ghelbig
• Re: Building a Huffman codebook in VHDL
  • From: Antonio Pasini
• Re: microprocessor on fpga problems
  • From: Jon Elson
• Re: Alter RBF Compression
  • From: jtang
• Re: ISE or EDK?
  • From: Sean Durkin
• Re: Alter RBF Compression
  • From: Sean Durkin
• Re: Protecting slices from GLOBAL_LOGIC0/GLOBAL_LOGIC1 usage?
  • From: Neil Steiner
• Re: Alter RBF Compression
  • From: MikeShepherd564
• Re: microprocessor on fpga problems
  • From: Andy
• Re: Alter RBF Compression
  • From: jtang
• Re: Alter RBF Compression
  • From: MikeShepherd564
• Re: microprocessor on fpga problems
  • From: ghelbig
• Alter RBF Compression
  • From: jtang
• Re: Own soft-processor
  • From: cs_posting
• Re: ISE or EDK?
  • From: Guru
• Re: Building a Huffman codebook in VHDL
  • From: taco
• Re: Protecting slices from GLOBAL_LOGIC0/GLOBAL_LOGIC1 usage?
  • From: Markus
• Re: microprocessor on fpga problems
  • From: Antti
• ISE or EDK?
  • From: Vagant
• microprocessor on fpga problems
  • From: Wei Wang
• Re: Building a Huffman codebook in VHDL
  • From: Antonio Pasini
• Re: Own soft-processor
  • From: Hal Murray
• Re: FPGA input level conversion
  • From: Ben Jackson
• Building a Huffman codebook in VHDL
  • From: no_reply
• Protecting slices from GLOBAL_LOGIC0/GLOBAL_LOGIC1 usage?
  • From: Neil Steiner
• Re: Fast Sampling of digital signals
  • From: vasile
• Re: Starting FPGA
  • From: pdudley1@xxxxxxxxxxx
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: virtex-4 power consumption
  • From: austin
• DVB-T/H help me ?
  • From: Kappa
• virtex-4 power consumption
  • From: sunry.zhang@xxxxxxxxx
• Re: Dynamic Reconfiguration books
  • From: chnmyi
• Re: FPGA input level conversion
  • From: Peter Alfke
• Re: FPGA input level conversion
  • From: austin
• Re: Files produced by Quartus II compiler
  • From: scouselad
• Re: FPGA input level conversion
  • From: Uwe Bonnes
• xilinx 3adsp starter kit : where are demo and reference designs ?
  • From: rponsard@xxxxxxxxx
• Re: ethernet phy or mac
  • From: Eric Smith
• Re: Files produced by Quartus II compiler
  • From: ghelbig
• Re: VHDL trivia?
  • From: Colin Paul Gloster
• Re: VHDL trivia?
  • From: evilkidder@xxxxxxxxxxxxxx
• Re: Files produced by Quartus II compiler
  • From: Mike Treseler
• Re: FPGA input level conversion
  • From: austin
• Re: FPGA input level conversion
  • From: austin
• Re: Dynamic Reconfiguration books
  • From: Neil Steiner
• Re: FPGA input level conversion
  • From: Uwe Bonnes
• Re: LEDs, buttons and LCD
  • From: Vagant
• Files produced by Quartus II compiler
  • From: scouselad
• Re: VHDL trivia?
  • From: Jonathan Bromley
• Re: FPGA input level conversion
  • From: pbFJKD
• LEDs, buttons and LCD
  • From: Vagant
• Re: FPGA input level conversion
  • From: Uwe Bonnes
• Re: Fast Sampling of digital signals
  • From: pbFJKD
• FPGA input level conversion
  • From: pbFJqKD
• Re: ethernet phy or mac
  • From: colin
• Re: FPGA pin swapping utility
  • From: Andrew Burnside
• Re: Dynamic Reconfiguration books
  • From: GaLaKtIkUs?
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Thomas Stanka
• Re: Dynamic Reconfiguration books
  • From: mh
• Re: Dynamic Reconfiguration books
  • From: GaLaKtIkUs?
• Re: xilinx Edititons
  • From: John Williams
• Re: mess around with supply voltage to cyclone III
  • From: Jim Granville
• Re: What to consider for source synchronous clocking?
  • From: Gabor
• Re: VHDL trivia?
  • From: KJ
• Re: VHDL trivia?
  • From: Jonathan Bromley
• Re: VHDL trivia?
  • From: Jonathan Bromley
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: VHDL trivia?
  • From: Duane Clark
• Re: mess around with supply voltage to cyclone III
  • From: David Spencer
• Re: VHDL trivia?
  • From: evilkidder@xxxxxxxxxxxxxx
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Jim Granville
• Re: FPGA pin swapping utility
  • From: Jim Granville
• Re: FPGA pin swapping utility
  • From: Andy
• Re: Wishbone Specification in Action
  • From: Patrick Dubois
• Re: R: Xilinx:is it possible to install Impact 9.1only?
  • From: ghelbig
• Re: FPGA pin swapping utility
  • From: ghelbig
• Re: Fast Sampling of digital signals
  • From: Peter Alfke
• mess around with supply voltage to cyclone III
  • From: fpgazone
• Re: Fast Sampling of digital signals
  • From: aravind
• Re: Wishbone Specification in Action
  • From: Symon
• Re: Fast Sampling of digital signals
  • From: cs_posting
• Wishbone Specification in Action
  • From: Gilbates
• Re: Fast Sampling of digital signals
  • From: Peter Alfke
• Fast Sampling of digital signals
  • From: aravind
• Re: FPGA pin swapping utility
  • From: Sean Durkin
• Re: What to consider for source synchronous clocking?
  • From: David Spencer
• FPGA pin swapping utility
  • From: cpandya
• Re: ethernet phy or mac
  • From: Bryan
• Re: VHDL trivia?
  • From: Dave
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: NZG
• Re: difference between XC5VLX50-1FFG676C and XC5VLX50-1FFG676CES
  • From: austin
• Re: VHDL trivia?
  • From: Symon
• Re: Dynamic Reconfiguration books
  • From: Neil Steiner
• Re: VHDL trivia?
  • From: jan.kindt
• Re: What to consider for source synchronous clocking?
  • From: Gabor
• Re: Dynamic Reconfiguration books
  • From: Antti
• Dynamic Reconfiguration books
  • From: GaLaKtIkUs™
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: John McCaskill
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Brian Davis
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Marc Randolph
• Re: xilinx Edititons
  • From: Alan Nishioka
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: xilinx Edititons
  • From: Philip Potter
• Re: xilinx Edititons
  • From: Antti
• Re: IPs in MHS file
  • From: xenix
• xilinx Edititons
  • From: xenix
• What to consider for source synchronous clocking?
  • From: Ben
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Jim Granville
• systemc thread processes are called with the same thread in windows
  • From: CMOS
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Kim Enkovaara
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: neilla
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: Reason for LUT1_L buffer insertion in Synplify EDIFs?
  • From: John_H
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Mark McDougall
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Mark McDougall
• Re: difference between XC5VLX50-1FFG676C and XC5VLX50-1FFG676CES
  • From: Eric Smith
• Re: xil_printf and %u specifier
  • From: Philip Potter
• Re: Altera devices connecting to DDR memory.
  • From: pgw
• Re: Reason for LUT1_L buffer insertion in Synplify EDIFs?
  • From: Ray Andraka
• Re: High level FPGA work flow: available tool?
  • From: pivvosh
• Re: High level FPGA work flow: available tool?
  • From: Mike Treseler
• Re: Reason for LUT1_L buffer insertion in Synplify EDIFs?
  • From: Neil Steiner
• Re: difference between XC5VLX50-1FFG676C and XC5VLX50-1FFG676CES
  • From: austin
• Re: FPGA to FPGA Bus
  • From: Gabor
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Dave
• Re: xil_printf and %u specifier
  • From: Antti
• Re: High level FPGA work flow: available tool?
  • From: csantos
• Re: difference between XC5VLX50-1FFG676C and XC5VLX50-1FFG676CES
  • From: Mike Lewis
• Re: Reason for LUT1_L buffer insertion in Synplify EDIFs?
  • From: John_H
• Re: FPGA quiz 1&2, we have the answers and winners
  • From: Antti
• FPGA quiz3, or where Antti did give up and does not know answer or acceptable workaround
  • From: Antti
• Re: FPGA quiz 1&2, we have the answers and winners
  • From: Antti
• Re: High level FPGA work flow: available tool?
  • From: Andy
• Re: IPs in MHS file
  • From: morphiend
• Re: Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: FPGA quiz 1&2, we have the answers and winners
  • From: Jim Granville
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Reason for LUT1_L buffer insertion in Synplify EDIFs?
  • From: Neil Steiner
• xil_printf and %u specifier
  • From: Philip Potter
• Re: Xilinx timing constraints incorrect?
  • From: Duane Clark
• Xilinx Foundation 9.2 vhdl project won't run without executing cleanup project files
  • From: Dan K
• Re: FPGA quiz 1&2, we have the answers and winners
  • From: Uwe Bonnes
• Re: FPGA quiz: what can be wrong
  • From: MM
• Re: High level FPGA work flow: available tool?
  • From: Mike Treseler
• Re: High level FPGA work flow: available tool?
  • From: Allan Herriman
• Re: High level FPGA work flow: available tool?
  • From: hans64
• FPGA quiz 1&2, we have the answers and winners
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: mh
• Re: High level FPGA work flow: available tool?
  • From: Maroc
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: mh
• Re: FPGA quiz: what can be wrong
  • From: Evan Lavelle
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: High level FPGA work flow: available tool?
  • From: csantos
• Re: FPGA quiz: what can be wrong
  • From: Douglas
• Re: FPGA quiz: what can be wrong
  • From: Douglas
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• High level FPGA work flow: available tool?
  • From: Maroc
• IPs in MHS file
  • From: xenix
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: backhus
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Sylvain Munaut <SomeOne@xxxxxxxxxxxxxx>
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Thomas Stanka
• Re: gold code - seed value
  • From: Mike Treseler
• Re: FPGA quiz: what can be wrong
  • From: Antti
• gold code - seed value
  • From: Manny
• Re: FPGA quiz: what can be wrong
  • From: MM
• Re: Xilinx timing constraints incorrect?
  • From: Mike Treseler
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: sendthis
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: sendthis
• Re: Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: Xilinx timing constraints incorrect?
  • From: Duane Clark
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Re: FPGA quiz: what can be wrong
  • From: glen herrmannsfeldt
• Re: Unrouted nets (Xilinx FPGA Editor)
  • From: Marlboro
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Re: Xilinx timing constraints incorrect?
  • From: Mike Treseler
• Re: FPGA to FPGA Bus
  • From: Eric Smith
• R: Xilinx:is it possible to install Impact 9.1only?
  • From: blisca
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Jeff Cunningham
• Re: Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: Mike Treseler
• Re: Xilinx:is it possible to install Impact 9.1only?
  • From: cs_posting
• Re: ethernet phy or mac
  • From: Mike Treseler
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: Eric
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: morphiend
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: ghelbig
• ethernet phy or mac
  • From: colin
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: Xilinx timing constraints incorrect?
  • From: Duane Clark
• Re: MIG for Linux?
  • From: Sandro
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: morphiend
• Re: FPGA to FPGA Bus
  • From: Amontec, Larry
• Re: FPGA quiz: what can be wrong
  • From: cs_posting
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: MM
• Re: Graphical VHDL Viewer ?
  • From: Patrick Dubois
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: avrbasic
• Re: FPGA to FPGA Bus
  • From: RCIngham
• Re: Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Laurent Pinchart
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: naughty . zeut
• Re: FPGA quiz: what can be wrong
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Brian Davis
• Re: FPGA quiz: what can be wrong
  • From: MikeShepherd564
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Philip Potter
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA to FPGA Bus
  • From: Uncle Noah
• Re: FPGA quiz: what can be wrong
  • From: Brian Davis
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• FPGA to FPGA Bus
  • From: maxascent
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• Re: FPGA quiz: what can be wrong
  • From: Brian Davis
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Matthieu
• Re: application about hardeware attributes
  • From: J.Wild
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Bas Laarhoven
• Re: FPGA quiz: what can be wrong
  • From: Philip Potter
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: joerg
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: joerg
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: Douglas
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: Manny
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: Evan Lavelle
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: avrbasic
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: avrbasic
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Manny
• Re: FPGA quiz: what can be wrong
  • From: Matthieu
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Antti
• Re: FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Laurent Pinchart
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Matthieu
• Re: FIFO depth
  • From: backhus
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• RTM ERROR:fail to get the remote thread list.
  • From: lzh08
• Re: FPGA quiz: what can be wrong
  • From: Manny
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Matthew Hicks
• Re: FPGA quiz: what can be wrong
  • From: backhus
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: Eric
• Re: FPGA quiz: what can be wrong
  • From: Matthew Hicks
• Xilinx:is it possible to install Impact 9.1only?
  • From: blisca
• FPGA quiz2: spartan3A return Virtex JTAGID. Also prizes for quiz1 and quiz2
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: glen herrmannsfeldt
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FIFO depth
  • From: Pranay
• Re: FPGA quiz: what can be wrong
  • From: Mike Treseler
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Manny
• Re: FPGA quiz: what can be wrong
  • From: Phil Hays
• Re: FIFO depth
  • From: Marlboro
• Re: FPGA quiz: what can be wrong
  • From: Jim Granville
• Re: FPGA quiz: what can be wrong
  • From: Matthieu
• Xilinx FIFO Flag Question
  • From: motty
• Re: FPGA quiz: what can be wrong
  • From: MM
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Eric Smith
• Re: MIG for Linux?
  • From: Duane Clark
• Re: FPGA quiz: what can be wrong
  • From: Ray Andraka
• Re: FPGA quiz: what can be wrong
  • From: Symon
• Re: FPGA quiz: what can be wrong
  • From: Jeff Cunningham
• Re: DWARF2 in MicroBlaze?
  • From: Siva Velusamy
• Re: Xilinx timing constraints incorrect?
  • From: Duane Clark
• Re: Xilinx timing constraints incorrect?
  • From: Mike Treseler
• Xilinx timing constraints incorrect?
  • From: paragon . john
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: JustJohn
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: MM
• Re: MIG for Linux?
  • From: Duane Clark
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Amontec, Larry
• Re: Cyclone II on Altera DE2 Board - DRAM Timing on 18 inches?
  • From: Mike Treseler
• Re: FPGA quiz: what can be wrong
  • From: Antti
• Re: FPGA quiz: what can be wrong
  • From: Jeff Cunningham
• DWARF2 in MicroBlaze?
  • From: Steven Guccione
• FPGA quiz: what can be wrong
  • From: Antti
• Re: Altera devices connecting to DDR memory.
  • From: parekh . sh
• Re: Clock boundary crossing
  • From: Mike Treseler
• Re: profiling in modelsim
  • From: Mike Treseler
• Re: Xilinx OCM memory use limitations ?
  • From: morphiend
• profiling in modelsim
  • From: vishii4u
• R: Newbie,the simplest way to program an FPGA at home?
  • From: blisca
• Re: MIG for Linux?
  • From: jacobusn@xxxxxxxxxx
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Uwe Bonnes
• Re: Newbie,the simplest way to program an FPGA at home?
  • From: Andrew FPGA
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Kees Bakker
• Re: Newbie,the simplest way to program an FPGA at home?
  • From: Alan Nishioka
• Re: R: Newbie,the simplest way to program an FPGA at home?
  • From: backhus
• Re: FIFO depth
  • From: backhus
• FIFO depth
  • From: vishnuprasanth
• R: R: Newbie,the simplest way to program an FPGA at home?
  • From: blisca
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Tommy Thorn
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: cs_posting
• R: Newbie,the simplest way to program an FPGA at home?
  • From: blisca
• Re: MIG for Linux?
  • From: Duane Clark
• Re: Quartus II Web Edition License - SOPC Builder generation?
  • From: ghelbig
• Re: Newbie,the simplest way to program an FPGA at home?
  • From: Sebastien Bourdeauducq
• Re: MIG for Linux?
  • From: Duane Clark
• Re: MIG for Linux?
  • From: pwie42
• Re: Altera devices connecting to DDR memory.
  • From: pgw
• Re: Altera devices connecting to DDR memory.
  • From: pgw
• Re: Altera devices connecting to DDR memory.
  • From: Sebastien Bourdeauducq
• Altera devices connecting to DDR memory.
  • From: pgw
• Re: FPGA tools under VMware or Parallels on a Mac?
  • From: Tommy Thorn
• Re: where to download latest systemc libararies?
  • From: HT-Lab
• where to download latest systemc libararies?
  • From: e2point
• Re: Graphical VHDL Viewer ?
  • From: Alex
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Tommy Thorn
• MIG for Linux?
  • From: Duane Clark
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Mike Treseler
• Re: JTAG interconnect testing, prototypes
  • From: Tony Burch
• Newbie,the simplest way to program an FPGA at home?
  • From: blisca
• Re: Graphical VHDL Viewer ?
  • From: csantos
• Quartus II Web Edition License - SOPC Builder generation?
  • From: Eric
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Sebastien Bourdeauducq
• Cyclone II on Altera DE2 Board - DRAM Timing on 18 inches?
  • From: Eric
• Re: NgdBuild:455 Multiple Drivers
  • From: John_H
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: H. Peter Anvin
• NgdBuild:455 Multiple Drivers
  • From: lzkelley
• Re: Graphical VHDL Viewer ?
  • From: Nico Coesel
• Re: Unrouted nets (Xilinx FPGA Editor)
  • From: dadabuley@xxxxxxxxx
• Re: Graphical VHDL Viewer ?
  • From: dadabuley@xxxxxxxxx
• Re: HELP, how to time constraint part of a design?
  • From: fpgabuilder
• Re: Graphical VHDL Viewer ?
  • From: SKatsyuba
• Re: Graphical VHDL Viewer ?
  • From: Mike Treseler
• Re: Xilinx OCM memory use limitations ?
  • From: xenix
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Kees Bakker
• Re: Cyclone II SSTL-2 on-chip resistors
  • From: Sebastien Bourdeauducq
• Re: Graphical VHDL Viewer ?
  • From: Stéphane Julhes
• Re: Graphical VHDL Viewer ?
  • From: csantos
• Graphical VHDL Viewer ?
  • From: Stéphane Julhes
• Xilinx OCM memory use limitations ?
  • From: SJU
• Re: FiberChannel SOF
  • From: Ken Ryan
• Re: Xiinx ERROR:PhysDesignRules:10
  • From: beeraka@xxxxxxxxx
• Re: FPGA tools under VMware or Parallels on a Mac?
  • From: beeraka@xxxxxxxxx
• Re: Quartus II 7.2 web edition - Linux or not?
  • From: Mike Treseler
• Quartus II 7.2 web edition - Linux or not?
  • From: H. Peter Anvin
• Re: HELP, how to time constraint part of a design?
  • From: Duane Clark
• Re: [ANN] FPGAOptim - Do you know where your slices are going...?
  • From: Laurent Pinchart
• Re: Legacy support of a Max 7000S
  • From: Noway2
• Re: HELP, how to time constraint part of a design?
  • From: fpgabuilder
• Re: UK Supplier XILINX spartan 3 development board??
  • From: Mike Harrison
• Re: UK Supplier XILINX spartan 3 development board??
  • From: Symon
• Re: UK Supplier XILINX spartan 3 development board??
  • From: Mike Harrison
• Re: UK Supplier XILINX spartan 3 development board??
  • From: Symon
• Re: Compiler Options
  • From: Jon Beniston
• Re: 8B/10B Xilinx Paper
  • From: ALuPin@xxxxxx
• Re: FPGA tools under VMware or Parallels on a Mac?
  • From: svenand
• Xiinx ERROR:PhysDesignRules:10
  • From: Mark McDougall
• Re: FPGA tools under VMware or Parallels on a Mac?
  • From: Ron N.
• Re: HELP, how to time constraint part of a design?
  • From: Duane Clark
• Re: What happened to Confluence and HDCaml?
  • From: Philipp Klaus Krause
• Re: What happened to Confluence and HDCaml?
  • From: Philipp Klaus Krause
• FPGA tools under VMware or Parallels on a Mac?
  • From: Ron N.
• Re: FPGA tools under VMware or Parallels on a Mac?
  • From: Jon Elson
• Re: HELP, how to time constraint part of a design?
  • From: DoVHDL
• Re: What happened to Confluence and HDCaml?
  • From: Phil Tomson
• Re: UK Supplier XILINX spartan 3 development board??
  • From: John Adair
• Re: What happened to Confluence and HDCaml?
  • From: Philipp Klaus Krause
• Re: HELP, how to time constraint part of a design?
  • From: Duane Clark
• Re: Cyclone II SSTL-2 on-chip resistors
  • From: austin
• Re: Xcell Article on 1.2Gsamples/sec FFT
  • From: Ray Andraka
• Re: HELP, how to time constraint part of a design?
  • From: DoVHDL
• Re: Xcell Article on 1.2Gsamples/sec FFT
  • From: Ray Andraka
• Re: HELP, how to time constraint part of a design?
  • From: DoVHDL
• Re: Starting FPGA
  • From: svenand
• Re: HELP, how to time constraint part of a design?
  • From: John McCaskill
• Cyclone II SSTL-2 on-chip resistors
  • From: Sebastien Bourdeauducq
• HELP, how to time constraint part of a design?
  • From: DoVHDL
• What happened to Confluence and HDCaml?
  • From: rubyfan
• Re: Compiler Options
  • From: ghelbig
• Re: Timing Constraint Question
  • From: morphiend
• Re: DDR DIMM clock distribution
  • From: Brian Drummond
• Re: Starting FPGA
  • From: Brian Drummond
• Re: Need suggestion on FPGA kit
  • From: Austin Lesea
• Re: Xcell Article on 1.2Gsamples/sec FFT
  • From: Guenter Dannoritzer
• Re: UK Supplier XILINX spartan 3 development board??
  • From: John Adair
• Re: Need suggestion on FPGA kit
  • From: John Adair
• Re: CFP: SCALABLE COMPUTING. Special Issue on High Performance Reconfigurable Computing (HPRC)
  • From: eferrer
• Compiler Options
  • From: xenix
• Re: CFP: SCALABLE COMPUTING. Special Issue on High Performance Reconfigurable Computing (HPRC)
  • From: eferrer
• Re: Need suggestion on FPGA kit
  • From: yeah
• Unrouted nets (Xilinx FPGA Editor)
  • From: Ju, Jian
• UK Supplier XILINX spartan 3 development board??
  • From: dan . walmsley
• Re: 8B/10B Xilinx Paper
  • From: ALuPin@xxxxxx
• Re: Opteron performance tuning (for Quartus / Linux)?
  • From: Systemv User
• Xcell Article on 1.2Gsamples/sec FFT
  • From: Andrew FPGA
• Timing Constraint Question
  • From: motty
• Re: Legacy support of a Max 7000S
  • From: Jim Granville
• Re: Low-level FPGA programming?
  • From: Adam Megacz
• Re: Open-Source VHDL Synthesis for FPSLIC?
  • From: Adam Megacz
• Re: Open-Source VHDL Synthesis for FPSLIC?
  • From: Adam Megacz
• Re: Open-Source VHDL Synthesis for FPSLIC?
  • From: Adam Megacz
• Legacy support of a Max 7000S
  • From: Noway2
• Re: Need suggestion on FPGA kit
  • From: austin
• Re: 8B/10B Xilinx Paper
  • From: mk
• DDR DIMM clock distribution
  • From: pgw
• 8B/10B Xilinx Paper
  • From: ALuPin@xxxxxx
• Re: Need suggestion on FPGA kit
  • From: Antti
• Re: Starting FPGA
  • From: austin
• Re: Need suggestion on FPGA kit
  • From: austin
• Re: XUPV2P from digilentinc
  • From: cs_posting
• Re: CY22393
  • From: Gabor
• Re: Need suggestion on FPGA kit
  • From: John_H
• code coverage in modesim se 6.1f
  • From: kalvarajesh2003
• Starting FPGA
  • From: dan . walmsley
• Re: Cyclone II - PLL differential output
  • From: pgw
• CY22393
  • From: axalay
• Re: Cyclone II - PLL differential output
  • From: Górski Adam
• Re: kicad or orcad virtex5 symbol
  • From: michel . talon
• Re: JTAG interconnect testing, prototypes
  • From: Uwe Bonnes
• Need suggestion on FPGA kit
  • From: yeah
• Re: kicad or orcad virtex5 symbol
  • From: ghelbig
• Re: JTAG interconnect testing, prototypes
  • From: skswrus
• Neural Coprocessor with Xilinx EDK
  • From: Moikel
• Re: Opteron performance tuning (for Quartus / Linux)?
  • From: jjohnson
• Cyclone II - PLL differential output
  • From: pgw
• Re: JTAG interconnect testing, prototypes
  • From: John McCaskill
• Re: JTAG interconnect testing, prototypes
  • From: skswrus
• kicad or orcad virtex5 symbol
  • From: michel . talon
• Re: JTAG interconnect testing, prototypes
  • From: beeraka@xxxxxxxxx
• Re: [ANN] FPGAOptim - Do you know where your slices are going...?
  • From: Martin Thompson
• code coverage in modelsim_se
  • From: kalvarajesh2003
• Re: JTAG interconnect testing, prototypes
  • From: Amontec, Larry
• Re: [ANN] FPGAOptim - Do you know where your slices are going...?
  • From: Laurent Pinchart
• Re: [ANN] FPGAOptim - Do you know where your slices are going...?
  • From: Martin Thompson
• Re: JTAG interconnect testing, prototypes
  • From: BobW
• Re: JTAG interconnect testing, prototypes
  • From: ghelbig
• JTAG interconnect testing, prototypes
  • From: Tony Burch
• Re: Daisy chaining FPGA with CPLDs
  • From: Peter Wallace
• Re: JPEG-LS hardware implementation
  • From: cms
• Re: Daisy chaining FPGA with CPLDs
  • From: KJ
• Re: Daisy chaining FPGA with CPLDs
  • From: Andrew Holme
• Re: JPEG-LS hardware implementation
  • From: Weng Tianxiang
• Re: JPEG-LS hardware implementation
  • From: cms
• Re: XUPV2P from digilentinc
  • From: johnzulu [at] yahoo . com
• Re: Opteron performance tuning (for Quartus / Linux)?
  • From: Thomas Womack
• Re: Optimized bitcounting on FPGA
  • From: glen herrmannsfeldt
• Re: FiberChannel SOF
  • From: Nony Moose
• Re: Opteron performance tuning (for Quartus / Linux)?
  • From: ghelbig
• FiberChannel SOF
  • From: Walters
• Re: Virtex 13?
  • From: Ken Ryan
• Re: Opteron performance tuning (for Quartus / Linux)?
  • From: H. Peter Anvin
• Re: Virtex 13?
  • From: Marc Randolph
• Re: Virtex 13?
  • From: austin
• Re: Virtex 13?
  • From: Jim Granville
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Jim Granville
• Re: XUPV2P from digilentinc
  • From: emeb
• Opteron performance tuning (for Quartus / Linux)?
  • From: jjohnson
• Virtex 13?
  • From: BobW
• Re: Altera PowerPlay Early Power Estimator Spreadsheet and MXCOMCT2.OCX
  • From: vaughnbetz
• Re: Using PlanAhead for Partial Reconfiguration
  • From: hiroyuki.kawai@xxxxxxxxx
• Re: XUPV2P from digilentinc
  • From: johnzulu [at] yahoo . com
• Re: JPEG-LS hardware implementation
  • From: Weng Tianxiang
• Re: XUPV2P from digilentinc
  • From: John_H
• Re: Optimized bitcounting on FPGA
  • From: Peter Alfke
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: lb . edc
• Re: XUPV2P from digilentinc
  • From: spartan3wiz
• Re: How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: Gabor
• Re: Best way to export XPS project to ISE?
  • From: morphiend
• Re: JPEG-LS hardware implementation
  • From: Simon
• Re: Tcl - Xilinx - ISE - WindowsXP
  • From: Evan Lavelle
• Re: Tcl - Xilinx - ISE - WindowsXP
  • From: jerzy.gbur@xxxxxxxxx
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: O. Olson
• Re: Optimized bitcounting on FPGA
  • From: Steven Derrien
• Re: Optimized bitcounting on FPGA
  • From: comp.arch.fpga
• Re: How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: Jeff Cunningham
• Re: How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: Jarek Rozanski
• Re: How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: cpandya
• Re: How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: John_H
• How to do one hot state machine in verilog for Xilinx V5 using XST
  • From: cpandya
• Re: Daisy chaining FPGA with CPLDs
  • From: John_H
• Re: Optimized bitcounting on FPGA
  • From: Andreas Schwarz
• Daisy chaining FPGA with CPLDs
  • From: pomerado@xxxxxxxxxxx
• Re: Optimized bitcounting on FPGA
  • From: Peter Alfke
• Re: Optimized bitcounting on FPGA
  • From: Ray Andraka
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: John Adair
• Problem about ADV7181B debugging
  • From: commone
• Best way to export XPS project to ISE?
  • From: cpope
• Re: Bug in Synplify?
  • From: Andy
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: Matthew Hicks
• Re: xup-v2p: Only USB 1.1
  • From: John_H
• Re: JPEG-LS hardware implementation
  • From: Pete Fraser
• xup-v2p: Only USB 1.1
  • From: joerg
• Re: Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: Göran Bilski
• Re: Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: Anacrom
• Re: JPEG-LS hardware implementation
  • From: cms
• Re: JPEG-LS hardware implementation
  • From: zeeman_be
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: cms
• JPEG-LS hardware implementation
  • From: cms
• Optimized bitcounting on FPGA
  • From: Steven Derrien
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: glen herrmannsfeldt
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: comp.arch.fpga
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: John Aderseen
• Re: Companies that Manufacture Multi-FPGA Hardware
  • From: maxascent
• Re: Tcl - Xilinx - ISE - WindowsXP
  • From: jerzy.gbur@xxxxxxxxx
• Companies that Manufacture Multi-FPGA Hardware
  • From: O. Olson
• Re: Detecting if an error happened in ModelSim
  • From: Chris Maryan
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Jecel
• Re: Detecting if an error happened in ModelSim
  • From: Mike Treseler
• Re: XUPV2P serial connection through serial-to-usb cable
  • From: ghelbig
• XUPV2P serial connection through serial-to-usb cable
  • From: Rhishi
• Re: Detecting if an error happened in ModelSim
  • From: Chris Maryan
• Re: Detecting if an error happened in ModelSim
  • From: Mike Treseler
• Re: Detecting if an error happened in ModelSim
  • From: Chris Maryan
• Re: Detecting if an error happened in ModelSim
  • From: Chris Maryan
• Re: Detecting if an error happened in ModelSim
  • From: Mike Treseler
• Re: Detecting if an error happened in ModelSim
  • From: KJ
• Detecting if an error happened in ModelSim
  • From: Chris Maryan
• Re: Tcl - Xilinx - ISE - WindowsXP
  • From: Arnim
• Tcl - Xilinx - ISE - WindowsXP
  • From: jerzy.gbur@xxxxxxxxx
• Re: Partial/Incorrect configuration of FPGA from flash PROM.
  • From: Gabor
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Antti
• Partial/Incorrect configuration of FPGA from flash PROM.
  • From: christovt
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Nial Stewart
• Re: Test and Measurements - Large FPGA
  • From: Gabor
• Re: Test and Measurements - Large FPGA
  • From: Jim Granville
• Re: Test and Measurements - Large FPGA
  • From: Mike Treseler
• Re: Test and Measurements - Large FPGA
  • From: Narsi
• Re: Bug in Synplify?
  • From: Thomas Stanka
• Re: Bug in Synplify?
  • From: Thomas Stanka
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: glen herrmannsfeldt
• Re: load/read/ commands assembly PowerPC. Help Needed!
  • From: xenix
• Any better ways for interfacing fpga with dynamic memory?
  • From: Wei Wang
• Re: ALTERA Quartus 7.2 under MS Vista
  • From: Rob
• CFP: SCALABLE COMPUTING. Special Issue on High Performance Reconfigurable Computing (HPRC)
  • From: eferrer
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Jim Granville
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Jim Granville
• Re: Programming the ARM7 used to download our Xilinx FPGA
  • From: Amontec, Larry
• Re: Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: armandolou
• Re: Test and Measurements - Large FPGA
  • From: comp.arch.fpga
• Virtex4: ISERDES -> FIFO -> BlockRAM fails
  • From: jobeck
• Re: Error in simple code, plz help
  • From: backhus
• ALTERA Quartus 7.2 under MS Vista
  • From: Pszemol
• Re: memory in spartan 3 fpga
  • From: pete
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Jecel
• Re: Test and Measurements - Large FPGA
  • From: Symon
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Mike Treseler
• Re: Planning to switch to FPGA domain, any advice would be highly appreciated
  • From: Narsi
• Test and Measurements - Large FPGA
  • From: Narsi
• Re: www.fpga-games.com website died?
  • From: Symon
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Jecel
• Re: Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: glen herrmannsfeldt
• Re: Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: Gabor
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Antti
• Spartan3E DDR clock feedback
  • From: Guru
• Re: www.fpga-games.com website died?
  • From: Eric Crabill
• Re: FPGA NTSC signal with 2 resistors and PWM
  • From: Jon Elson
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Jon Elson
• Re: 2 leg crystal on FPGA: Lattice vs Xilinx
  • From: Jon Elson
• Count Leading Zero (CLZ) possible by MicroBlaze??
  • From: armandolou
• Re: Error in simple code, plz help
  • From: beeraka@xxxxxxxxx
• Error in simple code, plz help
  • From: VladimirM
• Re: Synplicity and the Xilinx MAP Memory Monster
  • From: John_H
• Re: Synplicity and the Xilinx MAP Memory Monster
  • From: Brian Drummond
• Re: Own soft-processor
  • From: Andrew Burnside
• Re: PowerPC Simulation
  • From: motty
• Re: Own soft-processor
  • From: Tommy Thorn
• Synplicity and the Xilinx MAP Memory Monster
  • From: Tim (one of many)

We are proud to have Web Hosting and Rack Housing from 9 Net Avenue Deutschland.
(12)