Re: BlockRAM connection error

Hi Paulo,

Thank you for your help.

I will try to read the report as you suggested. I have tried in some
other way and can build
the project without this map error. But now I have 2 very wired cases.

In one case, I have a failed project and then create new a new porject
with the same mhs
and mss configuration, the latter one succeed.

In another case, I change the a successful case's configuration, which
repaces an opb uart
and an opb intc with an opb_gpio, this project fail with the same map
error.

At this time, I am really not sure what's the casue of error. Do you
have any suggestion ?

Many thanks,

On Sep 5, 6:07 pm, Paulo Dutra <paulo.du...@xxxxxxxxxxxxx> wrote:
The typical source of the error is leaving the clock unconnected on the
bus (opb, lmb, or plb) which is then forward propagated to all periphals
on the bus. if this is the problem, then read no further.

However, your situation may not be typical. First, you'll need to
discover your source of the error in the trimming section of the MAP
report. This is the .MRP file. To get a verbose description of the
trimming report. You'll need to run xflow/projnav without the .BMM file.
Without the BMM file in the flow, map/par will run to completion without
the "all memory mapped blockram" error. Open the MRP and follow the
trimming report.
Good luck.





.

Relevant Pages

  • Re: PING: Lanny, re: Southward Rubythroat Migration Mapping
    ... the southward migration, I think I have a strategy that would negate any worries about the possibility that people would report multiple last sightings. ... I'd also be happy to host and run the map if you could provide some consultation regarding the map display software. ... Eyeballto draw a dot on the map in an image editor, ...
    (rec.birds)
  • Re: Export Budget Report
    ... What I did was just make my export map to Excel ... I want to export the budget report into Excel both are 2003 versions. ...
    (microsoft.public.project)
  • Re: Simulating Post-Synthesis Model on Xilinx FPGA
    ... I thought translate and map was using the LOCed pin ... so it's a little different from FPGA synthesis. ... There were no errors in my synthesis report, translate report, ...
    (comp.arch.fpga)
  • Re: Verrazano, Maps, and Newport Tower
    ... Interestingly, there's nothing, at all, in the report that could be ... The word "normanvilla" does appear on this 1527 map (or rather ... "Refugio" but this clearly proves nothing - elsewhere on the map is ... For much more of the same, including quotations from Verrazano's report in the original Italian, see my page: ...
    (sci.archaeology)
  • Re: now ~CT-infested -- Re: Q: For Sy Liebergot (Yeah, its new safe CT-free topic fo
    ... > OCRing the report as you have whining and mewling that no one will do ... if the need is deemed important enough then extra work will need ... recommend tasking the laziest person in the group to do it. ... have yet to see anyone here choose to BUILD upon the suggestion. ...
    (sci.space.history)