Re: Best CPU platform(s) for FPGA synthesis

From: "comp.arch.fpga" <ksulimma@xxxxxxxxxxxxxx>
Date: Sun, 29 Jul 2007 09:52:40 -0000

On Jul 28, 10:51 pm, Andreas Hofmann <ahn...@xxxxxxx> wrote:

3 GB is a practical limit because the PCI bus and other memory-mapped
devices typically occupy some hundred megabytes of address space. So you
can't use this memory space to access RAM.

These are usually not mapped into the address space of a user process.

Kolja Sulimma

.

Follow-Ups:
- Re: Best CPU platform(s) for FPGA synthesis
  - From: PFC

References:
- Re: Best CPU platform(s) for FPGA synthesis
  - From: Andreas Hofmann

Prev by Date: Re: EDK 9.1.02i warnings flood
Next by Date: Re: ERROR:NgdBuild:927 - Failed to process BMM file edkBmmFile.bmm
Previous by thread: Re: Best CPU platform(s) for FPGA synthesis
Next by thread: Re: Best CPU platform(s) for FPGA synthesis
Index(es):
- Date
- Thread

Relevant Pages

Re: Best CPU platform(s) for FPGA synthesis
... devices typically occupy some hundred megabytes of address space. ... can't use this memory space to access RAM. ... the userspace RAM if implementation of stuff like file reading, etc is to be efficient... ...
(comp.arch.fpga)
Re: Best CPU platform(s) for FPGA synthesis
... can't use this memory space to access RAM. ... userspace RAM if implementation of stuff like file reading, etc is to be efficient... ...
(comp.arch.fpga)