Re: Power consumption problem
- From: Amine.Miled@xxxxxxxxx
- Date: Sat, 16 Jun 2007 16:27:57 -0700
On 12 juin, 19:02, Jim Granville <no.s...@xxxxxxxxxxxxxxxxxxxxxx>
wrote:
Amine.Mi...@xxxxxxxxx wrote:
On 12 juin, 04:05, Jim Granville <no.s...@xxxxxxxxxxxxxxxxxxxxxx>
wrote:
Amine.Mi...@xxxxxxxxx wrote:
Hi,
when i implemented my architecture using ACTEL AFS600 (Fusion family)
i noticed that over 16MHz there is a gap in consumption, in fact when
i was changing my frequency from 1 kHz to 16 Mhz the power consumption
is varying from 13 mW till 20 mW when i reach 16 MHz there is a gap
and the power consumption jump directly to 30 mW,
anyone has any reason to explain this gap?
my speed grade is -2,
Is it operating normally over that threshold ?
Normally, such a current discontinuity, also infers
an operational discontinuity.
Does the slope continue at just under 0.5mW/Mhz above that threshold ?
I'd test again with some simpler code, that you know has a very high Fmax.
-jg
that's the problem: the FPGA is still working good.
Yes the slope continue at just 0.5mW/Mhz above that threshold,
i tested the FPGA with other code and what s strange is that this
discontinuity still exist but for higher frequency (again the fpga is
still working good)
Yes, that does sound strange - what was the higher freq in the other test ?
16MHz should be 'low' by FPGA standards - were you using (or had
enabled?) any of the PLL/Clock multiplier resources ?
Did you ask Actel ? - those symptoms suggest they might not
be disabling everything they should, in the SW process ?
-jg- Masquer le texte des messages précédents -
- Afficher le texte des messages précédents -
the maximum frequency is 37 MHz, and no i m not using any PLL,
I asked atcel but i m still waiting for the answer!!!
.
- References:
- Power consumption problem
- From: Amine . Miled
- Re: Power consumption problem
- From: Jim Granville
- Re: Power consumption problem
- From: Amine . Miled
- Re: Power consumption problem
- From: Jim Granville
- Power consumption problem
- Prev by Date: Re: what is the correct way to capture ADC using fpga
- Next by Date: Re: Quartus Timing Analyzer question
- Previous by thread: Re: Power consumption problem
- Next by thread: UK shop - FPGA boards + chips.
- Index(es):
Relevant Pages
|