Re: adaptive filter FPGA
- From: Marlboro <ccon67@xxxxxxxxxxxx>
- Date: Thu, 14 Jun 2007 14:04:18 -0700
On Jun 14, 11:17 am, "cutemonster" <ckh...@xxxxxxxxxxx> wrote:
Yes, I tried synchronous and asynchronously to Unblank signal. There are
two problems. The first one is the noise itself with the stroke signal
and the second one is the stroke signal being drawn at the second time
doesn't being drawn at the exact position. It's like one pixel toggling
between frames.
Do you know which kind of filter fit the best in this situation?
thanks for you suggestion- Hide quoted text -
- Show quoted text -
Sounds like you capture it as live video or multiple frames. In such
case you would need to synchronize or lock the clock to a reference,
the unblank may be? Having no idea what the unblank looks like so I
can't tell how to do it, how often does the unblank recycling?
Having a good synchronized clock with low jitter is, IMHO, much easier
than doing the filter to minimize the artifact of pixels toggling
positions between frames
For the spatial noise, If I was you I would try a high order analog
filter infront of the A2D first, before doing any digital filtering
Regards,
.
- Follow-Ups:
- Re: adaptive filter FPGA
- From: cutemonster
- Re: adaptive filter FPGA
- References:
- adaptive filter FPGA
- From: cutemonster
- Re: adaptive filter FPGA
- From: MM
- Re: adaptive filter FPGA
- From: cutemonster
- Re: adaptive filter FPGA
- From: Marlboro
- Re: adaptive filter FPGA
- From: cutemonster
- Re: adaptive filter FPGA
- From: Marlboro
- Re: adaptive filter FPGA
- From: cutemonster
- Re: adaptive filter FPGA
- From: Marlboro
- Re: adaptive filter FPGA
- From: cutemonster
- adaptive filter FPGA
- Prev by Date: Using LogicLock in Altera Quartus II
- Next by Date: Re: Recommendation for creating a DDR Sdram core for custom board and integrate in XPS
- Previous by thread: Re: adaptive filter FPGA
- Next by thread: Re: adaptive filter FPGA
- Index(es):
Relevant Pages
|