Re: How to Find false path in a design

On Wed, 06 Jun 2007 04:07:14 -0000,
VIPS <thevipulsinha@xxxxxxxxx> wrote:

We have been knowing the false path and its nature but i am confused
as to how to identify a false path in a design having say 100 modules.
[...]
I want to know the steps followed in the industry.

Google for "false path" is a good start. Here's a couple
of places you might look:

PrimeTime, probably the best-known of the many static
timing analysis tools....
http://www.synopsys.com/products/analysis/primetime_ds.html

FishTail, an interesting new tool that uses formal techniques
to identify false and multi-cycle paths....
http://www.fishtail-da.com/

Note, these are not recommendations in any way - just two
products that I happen to be aware of. I'm sure there are
many more. It's not really my field.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
jonathan.bromley@xxxxxxxxxxxxx
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
.

Relevant Pages

  • Re: multicyle and false path in FPGA Design
    ... How to identify the Multi cycle path and the False path in the design. ... slack path and simply plough through the code/schematics to see if that path ...
    (comp.arch.fpga)
  • Re: How to Find false path in a design
    ... as to how to identify a false path in a design having say 100 modules. ... I should also have mentioned Blue Pearl's products... ... DOULOS - Developing Design Know-how ...
    (comp.arch.fpga)
  • Re: How to Find false path in a design
    ... as to how to identify a false path in a design having say 100 modules. ... We know that false path as defination that it is the path that is ... and run STA on those. ...
    (comp.arch.fpga)
  • Re: How to Find false path in a design
    ... We have been knowing the false path and its nature but i am confused ... as to how to identify a false path in a design having say 100 modules. ... You just feed it your rtl and some constraints and out ...
    (comp.arch.fpga)