Re: Problem cascading 2 DCMs

On Apr 29, 7:56 am, MNiegl <Michael.Ni...@xxxxxxx> wrote:
Hi everyone,

A quick update (I haven't been through everything yet, after all it's
supposed to be a weekend...):
I checked all the FX60 erratas, there are no (known) ones concerning
the DCMs.
I tried the same design on an identical board, showed exactly the same
behaviour, so there really is something wrong with the design and not
with the chip.
I checked my VHDL code over and over again, couldn't find any errors,
but I will do the same in FPGA editor as well, just to be sure.

Furthermore I will try to reset the first DCM after config is done and
see if that helps matters. And then I think I will admit defeat and
try to source the 200 MHz externally. I also opened a WebCase, maybe
that gets me some more information.

Nevertheless, big thanks already to everybody who helped.

Cheers,
Michael


It's been a while since I looked into this (Virtex II series) so
I'm not sure about V4. However in the other DCM's there
was a "high frequency" mode that needed to be specified
for the DLL to work at higher frequencies. The HF mode
also disabled the CLK2X output. Could it be you need
to use HF mode after some frequency (higher than
160 but less than 200 MHz)?

Another thought. If you wait for the first DCM to lock
before releasing GSR, do you really reset the second
DCM? How do you initialize the SRL16 to ensure
you get a minimum reset length if the first DCM
is locked after config? Normally without an INIT
attribute the SRL would come up all zeroes after
config. If your reset signal is active high you'd
want to init the SRL to all ones.

HTH,
Gabor

.

Relevant Pages

  • Re: Problem cascading 2 DCMs
    ... I inserted another counter after config done to hold the ... first DCM in reset for a bit longer period and this did the trick. ... What is being used in first DCM (phase shift takes longer to lock)? ...
    (comp.arch.fpga)
  • Re: Problem locking a DCM driven by FX output of another DCM
    ... Skip the first DCM, and use the other two in FX mode. ... lock in the phase relationship that you need, reset one of them. ...
    (comp.arch.fpga)
  • Re: Problem cascading 2 DCMs
    ... I inserted another counter after config done to hold the ... first DCM in reset for a bit longer period and this did the trick. ... now I get exactly the frequencies I want to get without any problems. ... What is being used in first DCM? ...
    (comp.arch.fpga)