Re: OFFSET and Data Clock Skew?
- From: "kislo" <kislo02@xxxxxxxxxxxxxx>
- Date: 21 Mar 2007 02:57:40 -0700
without being any expert on the topic, have you considered that bad
PCB layout (ground bounce, crosstalk, too long traces, no termination
and so on) might be the cause of the noisy data? PCB layout is very
important at high frequencies > 25Mhz and with fast risetimes.
.
- Prev by Date: Re: Zero-Valued Data Out of Chipscope ILA?
- Next by Date: Data width in Block ram
- Previous by thread: How to make use of two processors with Xilinx ISE (on Linux)
- Next by thread: Data width in Block ram
- Index(es):
Relevant Pages
|
